%PDF-1.4
%
1 0 obj
<<
/PageMode /UseOutlines
/Names 2 0 R
/Outlines 3 0 R
/Metadata 4 0 R
/JT 5 0 R
/Pages 6 0 R
/OpenAction 7 0 R
/Type /Catalog
/PageLabels 8 0 R
>>
endobj
9 0 obj
<<
/CreationDate (D:20130703125858Z)
/Subject <494D5832354145433A2041742074686520636F7265206F662074686520692E4D58323520697320467265657363616C65277320666173742C0D0A70726F76656E2C20706F7765722D656666696369656E7420696D706C656D656E746174696F6E206F66207468650D0A41524DAE20393236454A2D539220636F72652C207769746820737065656473206F6620757020746F0D0A343030204D487A2E2054686520692E4D58323520696E636C7564657320737570706F727420666F7220757020746F0D0A313333204D487A2044445232206D656D6F72792C20696E74656772617465642031302F3130300D0A45746865726E6574204D41432C20616E642074776F206F6E2D636869702055534220504859732E205468650D0A6175746F6D6F746976652076657273696F6E73206F662074686520692E4D583235206F666665720D0A4145432D513130302067726164652033207175616C696669636174696F6E20746F206D65657420737472696E67656E740D0A6175746F6D6F74697665207175616C69747920726571756972656D656E74732E>
/Author (R68652)
/Creator (FrameMaker 7.2)
/Keywords (IMX25AEC, USB, CAN, DDR2, Ethernet MAC, automotive, smart toll, SRAM, Fast ethernet, MobileDDR)
/Producer (Acrobat Distiller 8.1.0 \(Windows\))
/ModDate (D:20130703130733-05'00')
/Title <494D5832354145432C20692E4D583235204170706C69636174696F6E732050726F636573736F7220666F72204175746F6D6F746976652050726F6475637473208520446174617368656574>
>>
endobj
2 0 obj
<<
/Dests 10 0 R
>>
endobj
3 0 obj
<<
/First 11 0 R
/Count 6
/Last 12 0 R
>>
endobj
4 0 obj
<<
/Subtype /XML
/Length 4947
/Type /Metadata
>>
stream
FrameMaker 7.2
2013-07-03T13:07:33-05:00
2013-07-03T12:58:58Z
2013-07-03T13:07:33-05:00
application/pdf
IMX25AEC, i.MX25 Applications Processor for Automotive Products – Datasheet
R68652
IMX25AEC: At the core of the i.MX25 is Freescale's fast,
proven, power-efficient implementation of the
ARM® 926EJ-S™ core, with speeds of up to
400 MHz. The i.MX25 includes support for up to
133 MHz DDR2 memory, integrated 10/100
Ethernet MAC, and two on-chip USB PHYs. The
automotive versions of the i.MX25 offer
AEC-Q100 grade 3 qualification to meet stringent
automotive quality requirements.
IMX25AEC
USB
CAN
DDR2
Ethernet MAC
automotive
smart toll
SRAM
Fast ethernet
MobileDDR
Acrobat Distiller 8.1.0 (Windows)
IMX25AEC, USB, CAN, DDR2, Ethernet MAC, automotive, smart toll, SRAM, Fast ethernet, MobileDDR
uuid:0a98c429-616d-48ad-93dd-a170f980f8ea
uuid:f118eafe-e010-4ff7-8092-796fb779755f
endstream
endobj
5 0 obj
<<
/A [13 0 R]
/V 1.1
/Cn [14 0 R]
>>
endobj
6 0 obj
<<
/Count 140
/Type /Pages
/Kids [15 0 R 16 0 R]
>>
endobj
7 0 obj
<<
/D [17 0 R /Fit]
/S /GoTo
>>
endobj
8 0 obj
<<
/Nums [0 18 0 R]
>>
endobj
10 0 obj
<<
/Kids [19 0 R 20 0 R 21 0 R 22 0 R 23 0 R 24 0 R 25 0 R 26 0 R 27 0 R 28 0 R
29 0 R 30 0 R 31 0 R 32 0 R 33 0 R]
>>
endobj
11 0 obj
<<
/Parent 3 0 R
/Next 34 0 R
/Dest (G2945214)
/Title (i.MX25 Applications Processor for Automotive Products)
>>
endobj
12 0 obj
<<
/Parent 3 0 R
/Dest (G2836832)
/Prev 35 0 R
/Title (5 Revision History)
>>
endobj
13 0 obj
<<
/JTM (Distiller)
/Dt (D:20130703130108)
>>
endobj
14 0 obj
<<
/D [36 0 R]
/Type /JobTicketContents
/MS 37 0 R
>>
endobj
15 0 obj
<<
/Parent 6 0 R
/Count 100
/Type /Pages
/Kids [38 0 R 39 0 R 40 0 R 41 0 R 42 0 R 43 0 R 44 0 R 45 0 R 46 0 R 47 0 R]
>>
endobj
16 0 obj
<<
/Parent 6 0 R
/Count 40
/Type /Pages
/Kids [48 0 R 49 0 R 50 0 R 51 0 R]
>>
endobj
17 0 obj
<<
/CropBox [0 0 612 792]
/Annots [52 0 R 53 0 R 54 0 R 55 0 R 56 0 R 57 0 R 58 0 R 59 0 R 60 0 R 61 0 R
62 0 R 63 0 R 64 0 R 65 0 R 66 0 R 67 0 R 68 0 R 69 0 R 70 0 R 71 0 R
72 0 R 73 0 R 74 0 R 75 0 R]
/Parent 38 0 R
/Contents [76 0 R 77 0 R]
/Rotate 0
/MediaBox [0 0 612 792]
/Resources <<
/XObject <<
/Im0 78 0 R
/Im1 79 0 R
/Im2 80 0 R
/Im4 81 0 R
>>
/ColorSpace <<
/CS0 [/ICCBased 82 0 R]
/CS1 [/Indexed [/ICCBased 82 0 R]
255 83 0 R]
/CS2 /Pattern
/CS3 [/Indexed [/ICCBased 82 0 R]
24 84 0 R]
>>
/Font <<
/T1_0 85 0 R
/T1_1 86 0 R
/T1_2 87 0 R
/T1_3 88 0 R
>>
/ProcSet [/PDF /Text /ImageB /ImageC /ImageI]
/ExtGState <<
/GS0 89 0 R
>>
/Pattern <<
/P0 90 0 R
>>
>>
/Type /Page
>>
endobj
18 0 obj
<<
/S /D
>>
endobj
19 0 obj
<<
/Limits [(F) (G1841436)]
/Names [(F) 91 0 R (G1530137) 92 0 R (G1818238) 93 0 R (G1818580) 94 0 R (G1818709) 95 0 R
(G1818856) 96 0 R (G1818883) 97 0 R (G1818904) 98 0 R (G1818995) 99 0 R (G1819000) 100 0 R
(G1819002) 101 0 R (G1819123) 102 0 R (G1819177) 103 0 R (G1819372) 104 0 R (G1819410) 105 0 R
(G1819424) 106 0 R (G1819478) 107 0 R (G1819707) 108 0 R (G1820209) 109 0 R (G1820212) 110 0 R
(G1820218) 111 0 R (G1820220) 112 0 R (G1820909) 113 0 R (G1821499) 114 0 R (G1823026) 115 0 R
(G1824226) 116 0 R (G1824228) 117 0 R (G1825395) 118 0 R (G1826490) 119 0 R (G1827120) 120 0 R
(G1827125) 121 0 R (G1827533) 122 0 R (G1827668) 123 0 R (G1827890) 124 0 R (G1828040) 125 0 R
(G1828042) 126 0 R (G1828093) 127 0 R (G1828200) 128 0 R (G1828370) 129 0 R (G1828376) 130 0 R
(G1828381) 131 0 R (G1828735) 132 0 R (G1828955) 133 0 R (G1829641) 134 0 R (G1829644) 135 0 R
(G1829645) 136 0 R (G1830840) 137 0 R (G1834507) 138 0 R (G1835059) 139 0 R (G1837053) 140 0 R
(G1838540) 141 0 R (G1838933) 142 0 R (G1838936) 143 0 R (G1838938) 144 0 R (G1839075) 145 0 R
(G1839204) 146 0 R (G1839259) 147 0 R (G1839429) 148 0 R (G1839603) 149 0 R (G1840487) 150 0 R
(G1841119) 151 0 R (G1841273) 152 0 R (G1841390) 153 0 R (G1841436) 154 0 R]
>>
endobj
20 0 obj
<<
/Limits [(G1841450) (G2945214)]
/Names [(G1841450) 155 0 R (G1841465) 156 0 R (G1841476) 157 0 R (G1841478) 158 0 R (G1841557) 159 0 R
(G1841659) 160 0 R (G1841675) 161 0 R (G1841798) 162 0 R (G1842274) 163 0 R (G1843196) 164 0 R
(G1843202) 165 0 R (G1843729) 166 0 R (G1844204) 167 0 R (G1844703) 168 0 R (G1845100) 169 0 R
(G1845102) 170 0 R (G1845518) 171 0 R (G1845519) 172 0 R (G1845709) 173 0 R (G1845897) 174 0 R
(G1845899) 175 0 R (G1846095) 176 0 R (G1846292) 177 0 R (G1846294) 178 0 R (G1846301) 179 0 R
(G1846613) 180 0 R (G1846954) 181 0 R (G1847335) 182 0 R (G1847756) 183 0 R (G1848335) 184 0 R
(G1848337) 185 0 R (G1848357) 186 0 R (G1849791) 187 0 R (G1854381) 188 0 R (G1854501) 189 0 R
(G1854508) 190 0 R (G1854520) 191 0 R (G1854527) 192 0 R (G1856559) 193 0 R (G1863092) 194 0 R
(G1863305) 195 0 R (G1863310) 196 0 R (G1863395) 197 0 R (G1872646) 198 0 R (G1872857) 199 0 R
(G1873209) 200 0 R (G1876877) 201 0 R (G1892790) 202 0 R (G1892887) 203 0 R (G1892989) 204 0 R
(G1981779) 205 0 R (G1982126) 206 0 R (G2022544) 207 0 R (G2029654) 208 0 R (G2042623) 209 0 R
(G2085642) 210 0 R (G2097927) 211 0 R (G2253855) 212 0 R (G2373433) 213 0 R (G2384790) 214 0 R
(G2401386) 215 0 R (G2836832) 216 0 R (G2837207) 217 0 R (G2945214) 218 0 R]
>>
endobj
21 0 obj
<<
/Limits [(G2945626) (I1.1828209)]
/Names [(G2945626) 219 0 R (G2953612) 220 0 R (G2956719) 221 0 R (G2957001) 222 0 R (G2957509) 223 0 R
(G2958670) 224 0 R (G2969215) 225 0 R (G2969425) 226 0 R (G3032713) 227 0 R (G3032723) 228 0 R
(G3032733) 229 0 R (G3032736) 230 0 R (G3032738) 231 0 R (G3032748) 232 0 R (G3032749) 233 0 R
(G3032753) 234 0 R (I1.1818310) 235 0 R (I1.1818576) 236 0 R (I1.1818578) 237 0 R (I1.1818579) 238 0 R
(I1.1818587) 239 0 R (I1.1818903) 240 0 R (I1.1818914) 241 0 R (I1.1818994) 242 0 R (I1.1818999) 243 0 R
(I1.1819022) 244 0 R (I1.1819130) 245 0 R (I1.1819417) 246 0 R (I1.1819546) 247 0 R (I1.1819706) 248 0 R
(I1.1820207) 249 0 R (I1.1820211) 250 0 R (I1.1821498) 251 0 R (I1.1821527) 252 0 R (I1.1821559) 253 0 R
(I1.1825331) 254 0 R (I1.1827031) 255 0 R (I1.1827119) 256 0 R (I1.1827123) 257 0 R (I1.1827124) 258 0 R
(I1.1827188) 259 0 R (I1.1827192) 260 0 R (I1.1827316) 261 0 R (I1.1827320) 262 0 R (I1.1827418) 263 0 R
(I1.1827454) 264 0 R (I1.1827458) 265 0 R (I1.1827532) 266 0 R (I1.1827667) 267 0 R (I1.1827677) 268 0 R
(I1.1827685) 269 0 R (I1.1827783) 270 0 R (I1.1827791) 271 0 R (I1.1827889) 272 0 R (I1.1827902) 273 0 R
(I1.1827908) 274 0 R (I1.1827916) 275 0 R (I1.1828039) 276 0 R (I1.1828051) 277 0 R (I1.1828061) 278 0 R
(I1.1828071) 279 0 R (I1.1828079) 280 0 R (I1.1828199) 281 0 R (I1.1828209) 282 0 R]
>>
endobj
22 0 obj
<<
/Limits [(I1.1828221) (I1.1837692)]
/Names [(I1.1828221) 283 0 R (I1.1828229) 284 0 R (I1.1828369) 285 0 R (I1.1828375) 286 0 R (I1.1828503) 287 0 R
(I1.1828616) 288 0 R (I1.1828620) 289 0 R (I1.1828845) 290 0 R (I1.1828848) 291 0 R (I1.1828851) 292 0 R
(I1.1828954) 293 0 R (I1.1829163) 294 0 R (I1.1829165) 295 0 R (I1.1829351) 296 0 R (I1.1829355) 297 0 R
(I1.1829640) 298 0 R (I1.1829643) 299 0 R (I1.1829865) 300 0 R (I1.1830234) 301 0 R (I1.1830362) 302 0 R
(I1.1830555) 303 0 R (I1.1830559) 304 0 R (I1.1830663) 305 0 R (I1.1830782) 306 0 R (I1.1830788) 307 0 R
(I1.1831432) 308 0 R (I1.1831434) 309 0 R (I1.1831437) 310 0 R (I1.1831925) 311 0 R (I1.1833398) 312 0 R
(I1.1833491) 313 0 R (I1.1834506) 314 0 R (I1.1834563) 315 0 R (I1.1834621) 316 0 R (I1.1834677) 317 0 R
(I1.1834724) 318 0 R (I1.1834728) 319 0 R (I1.1835058) 320 0 R (I1.1835291) 321 0 R (I1.1835295) 322 0 R
(I1.1835722) 323 0 R (I1.1835840) 324 0 R (I1.1836026) 325 0 R (I1.1836201) 326 0 R (I1.1836344) 327 0 R
(I1.1836484) 328 0 R (I1.1836500) 329 0 R (I1.1836672) 330 0 R (I1.1836754) 331 0 R (I1.1836762) 332 0 R
(I1.1837050) 333 0 R (I1.1837051) 334 0 R (I1.1837052) 335 0 R (I1.1837320) 336 0 R (I1.1837321) 337 0 R
(I1.1837551) 338 0 R (I1.1837552) 339 0 R (I1.1837553) 340 0 R (I1.1837590) 341 0 R (I1.1837593) 342 0 R
(I1.1837632) 343 0 R (I1.1837633) 344 0 R (I1.1837650) 345 0 R (I1.1837692) 346 0 R]
>>
endobj
23 0 obj
<<
/Limits [(I1.1837724) (I1.1843496)]
/Names [(I1.1837724) 347 0 R (I1.1837727) 348 0 R (I1.1837943) 349 0 R (I1.1838340) 350 0 R (I1.1838720) 351 0 R
(I1.1838724) 352 0 R (I1.1838932) 353 0 R (I1.1839006) 354 0 R (I1.1839010) 355 0 R (I1.1839135) 356 0 R
(I1.1839139) 357 0 R (I1.1839223) 358 0 R (I1.1839227) 359 0 R (I1.1839341) 360 0 R (I1.1839345) 361 0 R
(I1.1839514) 362 0 R (I1.1839518) 363 0 R (I1.1839602) 364 0 R (I1.1839614) 365 0 R (I1.1839673) 366 0 R
(I1.1839707) 367 0 R (I1.1839778) 368 0 R (I1.1839871) 369 0 R (I1.1840081) 370 0 R (I1.1840085) 371 0 R
(I1.1840179) 372 0 R (I1.1840185) 373 0 R (I1.1840285) 374 0 R (I1.1840326) 375 0 R (I1.1840486) 376 0 R
(I1.1840711) 377 0 R (I1.1840715) 378 0 R (I1.1840759) 379 0 R (I1.1841023) 380 0 R (I1.1841027) 381 0 R
(I1.1841068) 382 0 R (I1.1841118) 383 0 R (I1.1841171) 384 0 R (I1.1841175) 385 0 R (I1.1841358) 386 0 R
(I1.1841513) 387 0 R (I1.1841521) 388 0 R (I1.1841607) 389 0 R (I1.1841615) 390 0 R (I1.1841717) 391 0 R
(I1.1841721) 392 0 R (I1.1841797) 393 0 R (I1.1841849) 394 0 R (I1.1841963) 395 0 R (I1.1842072) 396 0 R
(I1.1842098) 397 0 R (I1.1842099) 398 0 R (I1.1842103) 399 0 R (I1.1842273) 400 0 R (I1.1842288) 401 0 R
(I1.1842289) 402 0 R (I1.1842782) 403 0 R (I1.1842786) 404 0 R (I1.1843099) 405 0 R (I1.1843101) 406 0 R
(I1.1843103) 407 0 R (I1.1843107) 408 0 R (I1.1843195) 409 0 R (I1.1843496) 410 0 R]
>>
endobj
24 0 obj
<<
/Limits [(I1.1843500) (I1.2042814)]
/Names [(I1.1843500) 411 0 R (I1.1843991) 412 0 R (I1.1843995) 413 0 R (I1.1844500) 414 0 R (I1.1844504) 415 0 R
(I1.1844927) 416 0 R (I1.1844931) 417 0 R (I1.1845527) 418 0 R (I1.1845658) 419 0 R (I1.1845659) 420 0 R
(I1.1845663) 421 0 R (I1.1845847) 422 0 R (I1.1845851) 423 0 R (I1.1846033) 424 0 R (I1.1846037) 425 0 R
(I1.1846229) 426 0 R (I1.1846233) 427 0 R (I1.1846291) 428 0 R (I1.1846308) 429 0 R (I1.1846391) 430 0 R
(I1.1846439) 431 0 R (I1.1846447) 432 0 R (I1.1846620) 433 0 R (I1.1846718) 434 0 R (I1.1846764) 435 0 R
(I1.1846772) 436 0 R (I1.1846961) 437 0 R (I1.1847057) 438 0 R (I1.1847097) 439 0 R (I1.1847105) 440 0 R
(I1.1847342) 441 0 R (I1.1847451) 442 0 R (I1.1847518) 443 0 R (I1.1847526) 444 0 R (I1.1847763) 445 0 R
(I1.1847892) 446 0 R (I1.1847896) 447 0 R (I1.1848334) 448 0 R (I1.1848336) 449 0 R (I1.1848354) 450 0 R
(I1.1848356) 451 0 R (I1.1849718) 452 0 R (I1.1849790) 453 0 R (I1.1856557) 454 0 R (I1.1856558) 455 0 R
(I1.1863035) 456 0 R (I1.1863091) 457 0 R (I1.1863304) 458 0 R (I1.1863309) 459 0 R (I1.1872484) 460 0 R
(I1.1873219) 461 0 R (I1.1873233) 462 0 R (I1.1873244) 463 0 R (I1.1876185) 464 0 R (I1.1876892) 465 0 R
(I1.1876918) 466 0 R (I1.1891683) 467 0 R (I1.1892985) 468 0 R (I1.1896772) 469 0 R (I1.1900104) 470 0 R
(I1.1982125) 471 0 R (I1.2003471) 472 0 R (I1.2003475) 473 0 R (I1.2042814) 474 0 R]
>>
endobj
25 0 obj
<<
/Limits [(I1.2053154) (I1.2968947)]
/Names [(I1.2053154) 475 0 R (I1.2082053) 476 0 R (I1.2085867) 477 0 R (I1.2097926) 478 0 R (I1.2253549) 479 0 R
(I1.2373431) 480 0 R (I1.2373432) 481 0 R (I1.2390995) 482 0 R (I1.2835902) 483 0 R (I1.2836831) 484 0 R
(I1.2950247) 485 0 R (I1.2953611) 486 0 R (I1.2956718) 487 0 R (I1.2957031) 488 0 R (I1.2957539) 489 0 R
(I1.2957830) 490 0 R (I1.2958008) 491 0 R (I1.2958151) 492 0 R (I1.2958185) 493 0 R (I1.2958668) 494 0 R
(I1.2958943) 495 0 R (I1.2958997) 496 0 R (I1.2959748) 497 0 R (I1.2959899) 498 0 R (I1.2960052) 499 0 R
(I1.2960467) 500 0 R (I1.2960515) 501 0 R (I1.2960831) 502 0 R (I1.2960895) 503 0 R (I1.2960961) 504 0 R
(I1.2961280) 505 0 R (I1.2961330) 506 0 R (I1.2961649) 507 0 R (I1.2961713) 508 0 R (I1.2961778) 509 0 R
(I1.2962680) 510 0 R (I1.2962728) 511 0 R (I1.2963061) 512 0 R (I1.2963125) 513 0 R (I1.2963189) 514 0 R
(I1.2963434) 515 0 R (I1.2963482) 516 0 R (I1.2963817) 517 0 R (I1.2963881) 518 0 R (I1.2963945) 519 0 R
(I1.2964069) 520 0 R (I1.2964131) 521 0 R (I1.2964279) 522 0 R (I1.2964434) 523 0 R (I1.2964496) 524 0 R
(I1.2964644) 525 0 R (I1.2964872) 526 0 R (I1.2964920) 527 0 R (I1.2965253) 528 0 R (I1.2965317) 529 0 R
(I1.2965381) 530 0 R (I1.2965611) 531 0 R (I1.2965659) 532 0 R (I1.2965992) 533 0 R (I1.2966056) 534 0 R
(I1.2966120) 535 0 R (I1.2966250) 536 0 R (I1.2968934) 537 0 R (I1.2968947) 538 0 R]
>>
endobj
26 0 obj
<<
/Limits [(I1.2969223) (M9.11845.TBTitle.Table5.DC.Absolute.Maximum.Operating.Conditions)]
/Names [(I1.2969223) 539 0 R (I1.2969348) 540 0 R (I1.2969424) 541 0 R (I1.3067812) 542 0 R (I1.3067892) 543 0 R
(I1.3067956) 544 0 R (I1.3067969) 545 0 R (I1.3067982) 546 0 R (I1.3067995) 547 0 R (I1.3068017) 548 0 R
(I1.3068030) 549 0 R (I1.3068043) 550 0 R (I1.3068056) 551 0 R (I1.3068150) 552 0 R (I1.3068172) 553 0 R
(I1.3068188) 554 0 R (I1.3068204) 555 0 R (I1.3068220) 556 0 R (I1.3068236) 557 0 R (I1.3068252) 558 0 R
(I1.3068311) 559 0 R (I1.3068489) 560 0 R (I1.3068505) 561 0 R (I1.3068519) 562 0 R (I1.3068912) 563 0 R
(I1.3068980) 564 0 R (I1.3069105) 565 0 R (I1.3069119) 566 0 R (I1.3069132) 567 0 R (I1.3069148) 568 0 R
(I1.3069164) 569 0 R (I1.3069178) 570 0 R (I1.3069579) 571 0 R (I1.3069606) 572 0 R (I1.3069619) 573 0 R
(I1.3069632) 574 0 R (I1.3069648) 575 0 R (I1.3069661) 576 0 R (I1.3069693) 577 0 R (I1.3069706) 578 0 R
(I1.3069719) 579 0 R (I1.3069735) 580 0 R (I1.3069748) 581 0 R (I1.3069761) 582 0 R (I1.3069774) 583 0 R
(I1.3069836) 584 0 R (I1.3069890) 585 0 R (I1.3069908) 586 0 R (I1.3069935) 587 0 R (I1.3069955) 588 0 R
(I1.3070111) 589 0 R (I1.3070331) 590 0 R (I1.3074297) 591 0 R (I1.3074310) 592 0 R (I1.3074338) 593 0 R
(I1.828820) 594 0 R (L) 595 0 R (M8.newlink.sig1) 596 0 R (M9.10038.Heading3.424.Digital.Audio.Mux.AUDMUX) 597 0 R (M9.10564.Heading3.425.CMOS.Sensor.Interface.CSI) 598 0 R
(M9.11037.FigTitleApp.FigureA3.MII.Async.Inputs.Timing.Diagram) 599 0 R (M9.11373.Heading1.3.Electrical.CharacteristicsSpecifications) 600 0 R (M9.11599.TableFootnote.3.Maximum.condition.for.tdit.bcs.model.13.V.IO.36.V.3036V.range.or.195V.16519) 601 0 R (M9.11845.TBTitle.Table5.DC.Absolute.Maximum.Operating.Conditions) 602 0 R]
>>
endobj
27 0 obj
<<
/Limits [(M9.11920.TBTitle.Table42.CSI.Gated.Clock.Mode.Timing.Parameters) (M9.30952.TableFootnote.3.Maximum.condition.for.tdit.bcs.model.13V.IO36V.and.40.C)]
/Names [(M9.11920.TBTitle.Table42.CSI.Gated.Clock.Mode.Timing.Parameters) 603 0 R (M9.11923.FigTitleApp.FigureA1.MII.Receive.Signal.Timing.Diagram) 604 0 R (M9.11986.Heading4.4283.SDRAM.DDR.and.SDR.Memory.Controller) 605 0 R (M9.11996.FigTitle.Figure23.Synchronous.Memory.TIming.Diagram.for.Burst.Write.Access) 606 0 R (M9.12562.TableFootnote.4.Maximum.condition.for.tpi.and.trfi.wcs.model.11V.IO30V.and.105.C.Minimum.co) 607 0 R
(M9.12720.Heading3.42.Pin.Assignments) 608 0 R (M9.13003.FigTitleApp.FigureA2.Activelowreset.cards.reset.sequence) 609 0 R (M9.13113.TBTitle.Table33.Mobile.DDR.SDRAM.Write.Cycle.Parameter.Table) 610 0 R (M9.13503.FigTitleApp.FigureA2.MII.Transmit.Signal.Timing.Diagram) 611 0 R (M9.13957.FigTitle.Figure26.SDRAM.Read.Cycle.Timing.Diagram) 612 0 R
(M9.14068.TBTitle.Table41.RX.Pin.Characteristics) 613 0 R (M9.14702.Heading3.4216.I2C.Electrical.Specifications) 614 0 R (M9.15140.TableFootnote.1.Simulation.circuit.for.parameters.Voh.and.Vol.for.IO.cells.is.below) 615 0 R (M9.15251.figuretitle.Figure.28.UDMA.out.transfer.start.timing.diagram) 616 0 R (M9.15454.sectionxxx.242.PIO.mode.timing) 617 0 R
(M9.15778.figuretitle.Figure.29.UDMA.out.host.terminates.transfer) 618 0 R (M9.15886.Heading1.1.Heading1) 619 0 R (M9.16104.FigTitle.Figure71.USB.Receive.Waveform.in.VPVM.Bidirectional.Mode) 620 0 R (M9.16588.TBTitleApp.TableA2.CSI.Gated.Clock.Mode.Timing.Parameters) 621 0 R (M9.16611.TBTitle.Table33.SDR.SDRAM.Write.Timing.Parameters) 622 0 R
(M9.16970.TBTitle.Table84.ESAI.Timing.Variables) 623 0 R (M9.17717.tabletitle.Table.22.Timing.parameters) 624 0 R (M9.17771.TableFootnote.4.Maximum.condition.for.tpi.and.trfi.wcs.model.11.V.IO.165.V.and.105.C.Minimu) 625 0 R (M9.18491.TBTitle.Table31.WEIM.Bus.Timing.Parameter.Table) 626 0 R (M9.18659.Heading3.4220.USBOTG.Electricals) 627 0 R
(M9.18810.FigTitle.Figure78.Test.Clock.Input.Timing.Diagram) 628 0 R (M9.19273.FigTitleApp.FigureA3.CSPI.Slave.Mode.Timing.Diagram) 629 0 R (M9.19481.TBTitle.Table59.SJC.Timing.Parameters) 630 0 R (M9.19508.figuretitle.Figure.22) 631 0 R (M9.19570.FigTitle.Figure1.Sample.Block.Diagram) 632 0 R
(M9.19769.TBTitle.Table67.Timing.Specifications.Internal.Reset.Card.Reset.Sequence) 633 0 R (M9.19898.TBTitle.Table2.Digital.and.Analog.Modules) 634 0 R (M9.22358.Heading1.4.Package.Information.and.Pinout) 635 0 R (M9.22791.Heading4.4282.Wireless.External.Interface.Module.WEIM) 636 0 R (M9.22900.Heading4.321.PowerUp.Sequence) 637 0 R
(M9.23105.FigTitle.Figure119.CSPI.Master.Mode.Timing.Diagram) 638 0 R (M9.23699.TBTitle.Table53.LCDC.NonTFT.Timing) 639 0 R (M9.23917.figuretitle.Figure.24.MDMA.write.timing) 640 0 R (M9.24320.figuretitle.Figure.26.UDMA.in.host.terminates.transfer) 641 0 R (M9.24542.figuretitle.Figure.27.UDMA.in.device.terminates.transfer) 642 0 R
(M9.25403.Heading3.13.Ordering.Information) 643 0 R (M9.25783.sectionxxx.243.Timing.in.multiword.DMA.mode) 644 0 R (M9.26018.sectionxxx.244.UDMA.in.timing.diagrams) 645 0 R (M9.26143.FigTitle.Figure22.Timing.Diagram.for.CAN.ShutdowntoStandby.Signal) 646 0 R (M9.26433.TableTitle.Table.5.MII.Async.Inputs.Signal.Timing) 647 0 R
(M9.27005.TBTitle.Table10.Thermal.Resistance.Data) 648 0 R (M9.27276.TBTitle.Table35.SDRAM.SelfRefresh.Cycle.Timing.Parameters) 649 0 R (M9.27420.TBTitle.Table22.AC.Electrical.Characteristics.of.Fast.IO.Pads.for.ovdd..165195.V) 650 0 R (M9.27424.TableTitle.Table.5.MII.Transmit.Signal.Timing) 651 0 R (M9.27686.TableFootnote.2.Minimum.condition.for.tps.wcs.model.11.V.IO.30.V.3036V.range.or.165V.165195) 652 0 R
(M9.27910.TBTitle.Table27.AC.Electrical.Characteristics.of.Mobile.DDR.pbijtov1833ddrclk.IO.Pad) 653 0 R (M9.28136.FigTitle.Figure29.SDRAM.SelfRefresh.Cycle.Timing.Diagram) 654 0 R (M9.28661.FigTitle.Figure54.SLCDC.Timing.DiagramSerial.Transfers.to.LCD.Device) 655 0 R (M9.28797.TBTitle.Table04.PWM.Output.Timing.Parameter) 656 0 R (M9.29074.TableFootnote.1.SD1..SD2.does.not.exceed.75ns.for.133MHz) 657 0 R
(M9.29349.figuretitle.Figure.21.PIO.read.mode.timing) 658 0 R (M9.29477.TableFootnote.5.The.wordrelative.frame.sync.signal.waveform.relative.to.the.clock.operates.) 659 0 R (M9.29814.Heading3.351.Current.Consumption.Specifications) 660 0 R (M9.29920.tabletitle.Table.25.Timing.parameters.PIO.read) 661 0 R (M9.30286.FigTitle.Figure79.Boundary.Scan.JTAG.Timing.Diagram) 662 0 R
(M9.30356.FigTitle.Figure53.LCDC.TFT.mode.timing.diagram) 663 0 R (M9.30566.Heading4.323.SRTC.DryIce.PowerUpDown.Sequence) 664 0 R (M9.30654.FigTitle.Figure52.PWM.Timing) 665 0 R (M9.30952.TableFootnote.3.Maximum.condition.for.tdit.bcs.model.13V.IO36V.and.40.C) 666 0 R]
>>
endobj
28 0 obj
<<
/Limits [(M9.31423.TableFootnote.1.Maximum.condition.for.tpr.tpo.tpi.and.tpv.wcs.model.11V.IO30V.and.105.C.Min) (M9.49094.FigTitle.Figure4.Output.Pad.Transition.Time.Waveform)]
/Names [(M9.31423.TableFootnote.1.Maximum.condition.for.tpr.tpo.tpi.and.tpv.wcs.model.11V.IO30V.and.105.C.Min) 667 0 R (M9.31435.tabletitle.Table.26.Timing.parameters.MDMA.read.and.write) 668 0 R (M9.31692.TBTitle.Table66.Timing.Specifications.High.Drive.Strength) 669 0 R (M9.31988.TableFootnote.4.Maximum.condition.for.tpi.and.trfi.wcs.model.11V.IO.165V.and.105C.Minimum.c) 670 0 R (M9.32122.Heading2.32.Supply.PowerUpPowerDown.Requirements.and.Restrictions) 671 0 R
(M9.32123.Heading3.428.Fast.Ethernet.Controller.FEC) 672 0 R (M9.32654.TBTitle.Table101.1717.mm.Package.iMX25.Signal.Contact.Assignment) 673 0 R (M9.32806.TBTitle.Table114.Revision.History) 674 0 R (M9.33446.FigTitle.Figure63.SSI.Receiver.Internal.Clock.Timing.Diagram) 675 0 R (M9.33614.TBTitle.Table73.USB.Port.Timing.Specification.in.DATSE0.Unidirectional.Mode) 676 0 R
(M9.33878.FigTitleApp.FigureA4.UART.IrDA.Mode.Transmit.Timing.Diagram) 677 0 R (M9.34079.tabletitle.Table.27.Timing.parameters.UDMA.in.burst) 678 0 R (M9.34250.TableFootnote.1.T.is.pixel.clock.period) 679 0 R (M9.34314.TBTitle.Table72.Signal.DefinitionsDATSE0.Unidirectional.Mode) 680 0 R (M9.34451.figuretitle.Figure.23.MDMA.read.timing) 681 0 R
(M9.34524.FigTitle.Figure6.Reset.and.Presence.Pulses.RPP.Timing.Diagram) 682 0 R (M9.34569.FigTitle.Figure65.SSI.Receiver.External.Clock.Timing.Diagram) 683 0 R (M9.34634.TableFootnote.3.Maximum.condition.for.tdit.bcs.model.13V.IO36V.and.40.C) 684 0 R (M9.35031.FigTitle.Figure64.SSI.Transmitter.External.Clock.Timing.Diagram) 685 0 R (M9.35127.TableFootnote.2.Minimum.condition.for.tps.wcs.model.11V.IO.165V.and.105.C.tps.is.measured.b) 686 0 R
(M9.35231.TBTitle.Table30.AC.Electrical.Characteristics.of.SDRAM.pbijtov1833ddrclk.IO.Pad) 687 0 R (M9.35383.TBTitle.Table76.Signal.DefinitionsVPVM.Unidirectional.mode) 688 0 R (M9.35925.FigTitle.Figure5.Output.Pad.Transition.Time.Waveform) 689 0 R (M9.36149.TBTitle.Table11.iMX25.Reduced.Power.Mode.Current.Consumption) 690 0 R (M9.36556.tabletitle.Table.24.Timing.parameters.PIO.write) 691 0 R
(M9.36786.Heading3.41.Full.Package.Outline.Drawing) 692 0 R (M9.36951.TBTitle.Table22.WR0.Sequence.Timing.Parameters) 693 0 R (M9.37047.FigTitle.Figure86.SmartCard.Interface.Power.Down.AC.Timing) 694 0 R (M9.37400.TableFootnote.4.Maximum.condition.for.tpi.and.trfi.wcs.model.11V.IO30V.and.105.C.Minimum.co) 695 0 R (M9.38722.Heading3.426.Configurable.Serial.Peripheral.Interface.CSPI) 696 0 R
(M9.40107.TableFootnote.1.Maximum.condition.for.tpr.tpo.tpi.and.tpv.wcs.model.11V.IO165.V.and.105.C.M) 697 0 R (M9.40424.TBTitle.Table34.Mobile.DDR.SDRAM.Read.Cycle.Parameter.Table) 698 0 R (M9.40599.TableFootnote.1.Maximum.condition.for.tpr.tpo.tpi.and.tpv.wcs.model.11.V.IO.1.V.and.105.C.M) 699 0 R (M9.40628.TableFootnote.3.Maximum.condition.for.tdit.bcs.model.13V.IO195V.and.40.C) 700 0 R (M9.40728.Figure.Title.Figure.181.DMAC.serial.transfers.to.external.device) 701 0 R
(M9.40740.Heading3.33.Power.Characteristics) 702 0 R (M9.41428.FigTitle.Figure21.Asynchronous.Memory.Timing.Diagram.for.Write.Access) 703 0 R (M9.41479.TableFootnote.3.Maximum.condition.for.tdit.bcs.model.13V.IO195V.and.40.C) 704 0 R (M9.41637.FigTitle.Figure28.SDRAM.Refresh.Timing.Diagram) 705 0 R (M9.41917.Heading3.4231.SJC.Electrical.Specifications) 706 0 R
(M9.42006.Heading3.4217.Smart.Liquid.Crystal.Display.Controller.SLCDC) 707 0 R (M9.42185.TBTitle.Table25.AC.Requirements.of.DDR2.Pads) 708 0 R (M9.42459.TBTitleApp.TableA4.UART.RS232.Serial.Mode.Transmit.Timing.Parameters) 709 0 R (M9.42518.TableFootnote.8.Output.maximum.delay.from.CSx.internal.driving.FFs.to.CSx.out) 710 0 R (M9.42580.TableFootnote.1.Vcc..33V..5) 711 0 R
(M9.42653.Heading3.34.Thermal.Characteristics) 712 0 R (M9.43831.TBTitle.Table86.ESAI.General.Timing.Requirements) 713 0 R (M9.44031.TableFootnote.4) 714 0 R (M9.44712.TableFootnote.2.Minimum.condition.for.tps.wcs.model.11V.IO30V.and.105.C.tps.is.measured.bet) 715 0 R (M9.44755.FigTitle.Figure8.Write.1.Sequence.Timing.Diagram) 716 0 R
(M9.45805.FigTitleApp.FigureA2.CSPI.Master.Mode.Timing.Diagram) 717 0 R (M9.45907.TBTitle.Table17.Mobile.DDR.IO.Pads.DC.Electrical.Characteristics) 718 0 R (M9.46088.TableFootnote.4.Maximum.condition.for.tpi.and.trfi.wcs.model.11.V.IO.30.V.3036V.range.or.16) 719 0 R (M9.46372.FigTitle.Figure3.Write.Data.Latch.Cycle.Timing.DIagram) 720 0 R (M9.46489.TBTitle.Table23.Signal.Considerations) 721 0 R
(M9.46662.TableFootnote.2.Minimum.condition.for.tps.wcs.model.11.V.IO.165.V.and.105.C.tps.is.measured) 722 0 R (M9.46740.TableFootnote.1.These.values.are.for.DQDM.slew.rate.of.1Vns.and.DQS.slew.rate.of.1Vns.For.d) 723 0 R (M9.47170.FigTitle.Figure2.Address.Latch.Cycle.Timing.DIagram) 724 0 R (M9.47287.TBTitle.Table93.iMX25.Signal.Contact.Assignment) 725 0 R (M9.47798.FigTitle.Figure80.Test.Access.Port.Timing.Diagram) 726 0 R
(M9.48026.FigTitleApp.FigureA4.MII.Serial.Management.Channel.Timing.Diagram) 727 0 R (M9.48394.TableFootnote.1.Maximum.condition.for.tpr.tpo.tpi.and.tpv.wcs.model.11V.IO30V.and.105.C.Min) 728 0 R (M9.48876.TableFootnote.1.T.is.pixel.clock.period) 729 0 R (M9.49094.FigTitle.Figure4.Output.Pad.Transition.Time.Waveform) 730 0 R]
>>
endobj
29 0 obj
<<
/Limits [(M9.49368.FigTitle.Figure80.ESAI.Receiver.Timing) (M9.71279.FigTitle.Figure4.Output.Enable.to.Output.Valid)]
/Names [(M9.49368.FigTitle.Figure80.ESAI.Receiver.Timing) 731 0 R (M9.49498.FigTitle.Figure31.Mobile.DDR.SDRAM.DQ.vs.DQS.and.SDCLK.Read.Cycle.Timing.Diagram) 732 0 R (M9.49603.FigTitle.Figure47.DTACK.Read.Access) 733 0 R (M9.49801.TableFootnote.4.Maximum.condition.for.tpi.and.trfi.wcs.model.11V.IO17V.and.105.C.Minimum.co) 734 0 R (M9.50122.TableFootnote.1.SD10.and.SD11.are.determined.by.SDRAM.controller.register.settings) 735 0 R
(M9.50233.Heading3.427.CSPI.Electrical.Specifications) 736 0 R (M9.50299.TBTitle.Table9.iMX25.Power.Mode.Settings) 737 0 R (M9.50493.FigTitle.Figure69.USB.Receive.Waveform.in.DATSE0.Unidirectional.Mode) 738 0 R (M9.50737.Heading3.4216.Liquid.Crystal.Display.Controller.module.LCDC) 739 0 R (M9.51493.TBTitle.Table1.NFC.Target.Timing.Parameters) 740 0 R
(M9.51620.TBTitle.Table18.SDRAM.Pads.DC.Electrical.Characteristics) 741 0 R (M9.51749.TBTitle.Table34.SDRAM.Refresh.Timing.Parameters) 742 0 R (M9.51861.TableFootnote.4.Maximum.condition.for.tpi.and.trfi.wcs.model.11V.IO165V.and.105.C.Minimum.c) 743 0 R (M9.52811.TBTitle.Table94.iMX25.Ball.Map) 744 0 R (M9.53504.FigTitle.Figure16.UDMA.in.Transfer.Start.Timing.Diagram) 745 0 R
(M9.53546.FigTitle.Figure25.Muxed.AD.Mode.Timing.Diagram.for.Asynchronous.Read.Access) 746 0 R (M9.54662.TBTitle.Table19.AC.Electrical.Characteristics.of.Slow.IO.Pads.for.ovdd..3036.V) 747 0 R (M9.54736.FigTitle.Figure52.LCDC.NonTFT.Timing.Diagram) 748 0 R (M9.55418.Heading2.18.LCD.Clock.Configuration) 749 0 R (M9.55781.FigTitle.Figure1.Command.Latch.Cycle.Timing.DIagram) 750 0 R
(M9.56182.TBTitle.Table59.I2C.Module.Timing.Parameters.18V) 751 0 R (M9.56301.TBTitle.Table23.WR1.RD.Timing.Parameters) 752 0 R (M9.56537.Heading1.6.Revision.History) 753 0 R (M9.57029.TBTitle.Table88.Timing.requirements.for.Power.Down.sequence) 754 0 R (M9.57188.FigTitle.Figure4.Read.Data.Latch.Cycle.Timing.DIagram) 755 0 R
(M9.57225.FigTitle.Figure1.Load.Circuit.for.Output.Pad) 756 0 R (M9.57283.TBTitle.Table66.SSI.Transmitter.Timingwith.Internal.Clock) 757 0 R (M9.57430.TBTitle.Table9.USB.PHY.Current.Consumption) 758 0 R (M9.57956.TBTitle.Table75.USB.Port.Timing.Specification.in.VPVM.Bidirectional.Mode) 759 0 R (M9.58304.TableFootnote.6.Periodically.sampled.and.not.100.tested) 760 0 R
(M9.58332.FigTitle.Figure62.SSI.Transmitter.Internal.Clock.Timing.Diagram) 761 0 R (M9.58657.TableFootnote.1.Maximum.condition.for.tpr.tpo.and.tpv.wcs.model.11.V.IO.30V.and.105.C.Minim) 762 0 R (M9.59378.FigTitle.Figure019.CSPI.Timing.Diagram) 763 0 R (M9.59543.TBTitle.Table26.AC.Electrical.Characteristics.of.Mobile.DDR.IO.Pads) 764 0 R (M9.59750.TBTitle.Table11.Interface.Frequency) 765 0 R
(M9.60104.TBTitle.Table77.USB.Timing.Specification.in.VPVM.Unidirectional.Mode) 766 0 R (M9.60389.Heading3.35.IO.AC.Parameters) 767 0 R (M9.60795.TBTitle.Table21.RPP.Sequence.Delay.Comparisons.Timing.Parameters) 768 0 R (M9.61011.FigTitle.Figure26.CSI.Gated.Clock.ModeSensor.Data.at.Rising.Edge.Latch.Data.at.Falling.Edge) 769 0 R (M9.61545.TBTitleApp.TableA3.WEIM.Asynchronous.Timing.Parameters.TableRelative.Chip.Select) 770 0 R
(M9.61846.TBTitle.Table79.USB.Timing.Specification.in.VPVM.Unidirectional.Mode) 771 0 R (M9.61850.TableFootnote.7.Minimum.condition.BCS.model.195V.and.40.C.Typical.condition.typical.model.1) 772 0 R (M9.62063.Heading3.4213.Fusebox.Electrical.Specifications) 773 0 R (M9.62646.Heading5.3564.DDR2.SDRAMSpecific.Parameters) 774 0 R (M9.62898.TBTitle.Table10.iMX25.Power.Mode.Settings) 775 0 R
(M9.63641.TBTitleApp.TableA2.UART.RS232.Serial.Mode.Transmit.Timing.Parameters) 776 0 R (M9.65116.TBTitle.Table12.Power.Consumption) 777 0 R (M9.65178.FigTitle.Figure66.USB.Transmit.Waveform.in.DATSE0.Bidirectional.Mode) 778 0 R (M9.66082.TableFootnote.4.Maximum.condition.for.tpi.and.trfi.wcs.model.11.V.IO.30.V.and.105.C.Minimum) 779 0 R (M9.66156.TableFootnote.1.Maximum.condition.for.tpr.tpo.tpi.and.tpv.wcs.model.11V.IO1.V.and.105.C.Min) 780 0 R
(M9.66722.FigTitle.Figure70.USB.Transmit.Waveform.in.VPVM.Bidirectional.Mode) 781 0 R (M9.66961.TBTitle.Table9.Recommended.External.Crystal.Specifications) 782 0 R (M9.68527.TableFootnote.1.JunctiontoAmbient.thermal.resistance.determined.per.JEDC.JESD513.and.JESD51) 783 0 R (M9.68529.TBTitle.Table28.AC.Requirements.of.Mobile.DDR.Pads) 784 0 R (M9.68831.FigTitle.Figure9.Read.Sequence.Timing.Diagram) 785 0 R
(M9.68910.FigTitle.Figure48.Asynchronous.AD.mux.Write.Access) 786 0 R (M9.69520.Heading3.424.ATA.Electrical.Specifications) 787 0 R (M9.69687.TBTitle.Table87.Touch.Screen.ADC.Electrical.Specification) 788 0 R (M9.70163.FigTitle.Figure45.Asynchronous.Memory.Read.Access) 789 0 R (M9.70205.TBTitle.Table48.DtDS1.DtDH1.Derating.Values.for.DDR2400.DDR2533.All.units.in.ps.the.note.ap) 790 0 R
(M9.70681.Heading2.21.ARM926.Microprocessor.Core.Platform) 791 0 R (M9.70993.Heading2.34.Pads.IO.PADIO.Electricals) 792 0 R (M9.71131.TBTitle.Table1.Ordering.Information) 793 0 R (M9.71279.FigTitle.Figure4.Output.Enable.to.Output.Valid) 794 0 R]
>>
endobj
30 0 obj
<<
/Limits [(M9.71281.FigTitle.Figure74.USB.TransmitReceive.Waveform.in.Parallel.Mode) (M9.86485.FigTitle.Figure89.Normal.Operation)]
/Names [(M9.71281.FigTitle.Figure74.USB.TransmitReceive.Waveform.in.Parallel.Mode) 795 0 R (M9.71859.Heading2.12.Ordering.Information) 796 0 R (M9.71911.FigTitleApp.FigureA3.UART.IrDA.Mode.Transmit.Timing.Diagram) 797 0 R (M9.72000.TableTitle.Table.3.MII.Transmit.Signal.Timing) 798 0 R (M9.72095.FigTitle.Figure27.SDR.SDRAM.Write.Cycle.Timing.Diagram) 799 0 R
(M9.72096.TableFootnote.1.Maximum.condition.for.tpr.tpo.and.tpv.wcs.model.11.V.IO.165.V.and.105.C.Min) 800 0 R (M9.72185.TBTitle.Table9.Fusebox.Supply.Current.Parameters) 801 0 R (M9.72219.TBTitle.Table13.GPIO.Pads.DC.Electrical.Characteristics.for.ovdd..3036.V) 802 0 R (M9.72359.TableFootnote.3.Maximum.condition.for.tdit.bcs.model.13.V.IO.195.V.and.40.C) 803 0 R (M9.72915.Heading4.4281.NAND.Flash.Controller.Interface.NFC) 804 0 R
(M9.73406.TBTitle.Table78.Signal.DefinitionsParallel.Interface) 805 0 R (M9.73654.TableFootnote.2.Minimum.condition.for.tps.wcs.model.11V.IO30V.and.105C.tps.is.measured.betw) 806 0 R (M9.73999.TableFootnote.3.CS.Assertion.This.bit.field.determines.when.the.CS.signal.is.asserted.durin) 807 0 R (M9.74426.FigTitle.Figure20.Asynchronous.Memory.Timing.Diagram.for.Read.Access) 808 0 R (M9.74907.TableFootnote.4.Maximum.condition.for.tpi.and.trfi.wcs.model.11.V.IO.17.V.and.105.C.Minimum) 809 0 R
(M9.75144.Heading3.43.Signal.Contact.Assignments..17x17mm.08mm.Pitch) 810 0 R (M9.75540.Heading3.12.Block.Diagram) 811 0 R (M9.75922.TBTitle.Table68.SSI.Transmitter.Timingwith.External.Clock) 812 0 R (M9.76103.TBTitle.Table24.AC.Electrical.Characteristics.of.DDR2.pbijtov1833ddrclk.IO.Pad) 813 0 R (M9.76295.TableFootnote.2.Minimum.condition.for.tps.wcs.model.11V.IO165V.and.105.C.tps.is.measured.be) 814 0 R
(M9.76307.TBTitle.Table74.Signal.DefinitionsVPVM.Bidirectional.Mode) 815 0 R (M9.76355.FigTitle.Figure72.USB.Transmit.Waveform.in.VPVM.Unidirectional.Mode) 816 0 R (M9.76542.TBTitle.Table87.Timing.Specification.High.Drive.Strength) 817 0 R (M9.76920.FigTitle.Figure30.Mobile.DDR.SDRAM.Write.Cycle.Timing.Diagram) 818 0 R (M9.77344.TableFootnote.2.The.maximum.hold.time.has.only.to.be.met.if.the.device.does.not.stretch.the) 819 0 R
(M9.77403.Heading3.4210.EMI.Electrical.Specifications) 820 0 R (M9.77712.TBTitle.Table47.tlS.tlH.Derating.Values.for.DDR2400.DDR2533) 821 0 R (M9.77792.Heading3.4217.Smart.Liquid.Crystal.Display.Controller.module.SLCDC) 822 0 R (M9.77815.Heading1.4.Functional.DescriptionOperation) 823 0 R (M9.77827.TableTitle.Table.2.MII.Receive.Signal.Timing) 824 0 R
(M9.77927.Heading2.31.DC.Operating.Conditions) 825 0 R (M9.78536.FigTitle.Figure34.I2C.Bus.Timing) 826 0 R (M9.78689.FigTitleApp.FigureA1.CSI.Timing.Diagram.Gated.PIXCLK..Sensor.Data.at.Falling.Edge.Latch.Dat) 827 0 R (M9.78762.FigTitle.Figure88.Startup.Sequence) 828 0 R (M9.78834.Heading3.423.1Wire.Electrical.Specifications) 829 0 R
(M9.78930.TBTitle.Table40.TX.Pin.Characteristics) 830 0 R (M9.79107.TBTitle.Table3.DC.Recommend.Operating.Conditions) 831 0 R (M9.79436.TBTitle.Table54.SLCDC.Serial.Interface.Timing.Parameters) 832 0 R (M9.79648.FigTitleApp.FigureA1.Internalreset.card.reset.sequence) 833 0 R (M9.79817.Heading3.43.MX25.Ball.Map) 834 0 R
(M9.79971.FigTitle.Figure120.CSPI.Slave.Mode.Timing.Diagram) 835 0 R (M9.80036.TableFootnote.1.Maximum.condition.for.tpr.tpo.tpi.and.tpv.wcs.model.11V.IO.165V.and.105.C.M) 836 0 R (M9.80288.FigTitle.Figure02.CSPI.Master.Mode.Timing.Diagram) 837 0 R (M9.80575.TBTitle.Table14.Timing.Parameters.PIO.Read) 838 0 R (M9.80795.FigTitle.Figure24.Muxed.AD.Mode.Timing.Diagram.for.Asynchronous.Write.Access) 839 0 R
(M9.81400.FigTitleApp.FigureA3.CSI.Timing.Diagram.Gated.PIXCLK..Sensor.Data.at.Falling.Edge.Latch.Dat) 840 0 R (M9.81421.FigTitle.Figure67.USB.Receive.Waveform.in.DATSE0.Bidirectional.Mode) 841 0 R (M9.81636.TBTitleApp.TableA1.CSPI.Master.ModeTiming.Parameters) 842 0 R (M9.81994.Figure.Title.Figure479.DMAC.Parallel.Transfers.to.LCD.Device) 843 0 R (M9.82222.FigTitle.Figure82.ESAI.HCKR.Timing) 844 0 R
(M9.83175.TBTitle.Table29.AC.Electrical.Characteristics.of.SDRAM.IO.Pads.continued) 845 0 R (M9.83231.FigTitle.Figure81.ESAI.HCKT.Timing) 846 0 R (M9.83393.TBTitle.Table23.AC.Electrical.Characteristics.of.DDR2.IO.Pads) 847 0 R (M9.83580.TBTitle.Table44.DDR2.SDRAM.Timing.Parameter.Table) 848 0 R (M9.83773.FigTitle.Figure46.Asynchronous.Memory.Write.Access) 849 0 R
(M9.84108.TableFootnote.1.SD11.and.SD12.are.determined.by.SDRAM.controller.register.settings) 850 0 R (M9.85127.TBTitle.Table36.Mobile.DDR.SDRAM.Write.Cycle.Timing.Parameters) 851 0 R (M9.85544.FigTitle.Figure7.Write.0.Sequence.Timing.Diagram) 852 0 R (M9.85801.FigTitle.Figure68.USB.Transmit.Waveform.in.DATSE0.Unidirectional.Mode) 853 0 R (M9.85812.TBTitle.Table58.I2C.Module.Timing.Parameters.30V.030V) 854 0 R
(M9.85975.TableFootnote.1.A.device.must.internally.provide.a.hold.time.of.at.least.300.ns.for.I2DAT.s) 855 0 R (M9.86026.Heading3.4218.Synchronous.Serial.Interface.SSI) 856 0 R (M9.86248.TBTitle.Table67.SSI.Receiver.Timingwith.Internal.Clock) 857 0 R (M9.86485.FigTitle.Figure89.Normal.Operation) 858 0 R]
>>
endobj
31 0 obj
<<
/Limits [(M9.86905.FigTitleApp.FigureA5.RMII.Mode.Signal.Timing.Diagram) (P.121)]
/Names [(M9.86905.FigTitleApp.FigureA5.RMII.Mode.Signal.Timing.Diagram) 859 0 R (M9.87460.TBTitle.Table52.LCDC.nonTFT.Timing) 860 0 R (M9.87487.TBTitle.Table02.Module.Name.Maximum.and.Mininum.DC.Characteristics) 861 0 R (M9.87914.FigTitle.Figure2.eSDHCv2.Timing) 862 0 R (M9.88072.FigTitle.Figure19.WEIM.Bus.Timing.Diagram) 863 0 R
(M9.88958.TBTitle.Table32.DDRSDR.SDRAM.Read.Cycle.Timing.Parameters) 864 0 R (M9.89393.TBTitle.Table16.DDR2SSTL18.IO.Pads.DC.Electrical.Characteristics) 865 0 R (M9.90154.TableFootnote.2.Minimum.condition.for.tps.wcs.model.11.V.IO.30.V.and.105.C.tps.is.measured.) 866 0 R (M9.90160.TBTitle.Table70.Signal.DefinitionsDATSE0.Bidirectional.Mode) 867 0 R (M9.90525.TBTitle.Table50.eSDHCv2.Interface.Timing.Specification) 868 0 R
(M9.90654.TableFootnote.1.Maximum.condition.for.tpr.tpo.and.tpv.wcs.model.11.V.IO.30V.3036V.range.or.) 869 0 R (M9.90899.TableTitle.Table.4.MII.Async.Inputs.Signal.Timing) 870 0 R (M9.91247.Heading3.34.PWM.Electrical.Specifications) 871 0 R (M9.91550.TBTitle.Table3.iMX25.Parts.Functional.Differences) 872 0 R (M9.92197.FigTitle.Figure19.CAN.Timing.Diagram) 873 0 R
(M9.92269.TBTitleApp.TableA3.UART.RS232.Serial.Mode.Transmit.Timing.Parameters) 874 0 R (M9.92466.FigTitle.Figure2.PowerUp.Sequence.Diagram) 875 0 R (M9.92528.TBTitle.Table71.OTG.Port.Timing.Specification.in.DATSE0.Bidirectional.Mode) 876 0 R (M9.92623.TableFootnote.7.Output.maximum.delay.from.internal.driving.ADDRcontrol.FFs.to.chip.outputs) 877 0 R (M9.92753.FigTitle.Figure91.iMX25.Production.Package) 878 0 R
(M9.93045.TBTitle.Table94.Ground.Power.Sense) 879 0 R (M9.93202.FigTitleApp.FigureA4.CSI.Timing.Diagram.Gated.PIXCLK..Sensor.Data.at.Rising.Edge.Latch.Data) 880 0 R (M9.94602.TBTitle.Table85.ESAI.Signals) 881 0 R (M9.94939.FigTitle.Figure73.USB.Receive.Waveform.in.VPVM.Unidirectional.Mode) 882 0 R (M9.95160.Heading4.11235.UDMA.Out.Timing.Diagrams) 883 0 R
(M9.95942.FigTitle.Figure55.SLCDC.Timing.DiagramParallel.Transfers.to.LCD.Device) 884 0 R (M9.96174.TBTitle.Table17.Fast.IO.AC.Parameters.for.OVDD..3036.V.continued) 885 0 R (M9.96197.FigTitle.Figure79.ESAI.Transmitter.Timing) 886 0 R (M9.97027.TBTitle.Table69.SSI.Receiver.Timing.continuedwith.External.Clock) 887 0 R (M9.97260.FigTitle.Figure90.ADC.Usage.with.Idle.Cycles.between.Conversions) 888 0 R
(M9.98161.TBTitle.Table55.SLCDC.Parallel.Interface.Timing.Parameters) 889 0 R (M9.98195.FigTitle.Figure81.TRST.Timing.Diagram) 890 0 R (M9.98275.FigTitle.Figure12.Synchronous.Memory.Timing.Diagram.for.Two.NonSequential.Read.Accesses) 891 0 R (M9.98465.TableFootnote.3.Maximum.condition.for.tdit.bcs.model.13.V.IO.36.V.and.40.C) 892 0 R (M9.98652.Heading1.130.Enhanced.Serial.Audio.Interface.Timing) 893 0 R
(M9.98933.TBTitle.Table10.Recommended.External.Reference.Clock.Specifications) 894 0 R (M9.99121.FigTitleApp.FigureA2.UART.RS232.Serial.Mode.Transmit.Timing.Diagram) 895 0 R (M9.99417.Heading3.36.Module.Timing) 896 0 R (P.1) 897 0 R (P.10) 898 0 R
(P.100) 899 0 R (P.101) 900 0 R (P.102) 901 0 R (P.103) 902 0 R (P.104) 903 0 R
(P.105) 904 0 R (P.106) 905 0 R (P.107) 906 0 R (P.108) 907 0 R (P.109) 908 0 R
(P.11) 909 0 R (P.110) 910 0 R (P.111) 911 0 R (P.112) 912 0 R (P.113) 913 0 R
(P.114) 914 0 R (P.115) 915 0 R (P.116) 916 0 R (P.117) 917 0 R (P.118) 918 0 R
(P.119) 919 0 R (P.12) 920 0 R (P.120) 921 0 R (P.121) 922 0 R]
>>
endobj
32 0 obj
<<
/Limits [(P.122) (P.53)]
/Names [(P.122) 923 0 R (P.123) 924 0 R (P.124) 925 0 R (P.125) 926 0 R (P.126) 927 0 R
(P.127) 928 0 R (P.128) 929 0 R (P.129) 930 0 R (P.13) 931 0 R (P.130) 932 0 R
(P.131) 933 0 R (P.132) 934 0 R (P.133) 935 0 R (P.134) 936 0 R (P.135) 937 0 R
(P.136) 938 0 R (P.137) 939 0 R (P.138) 940 0 R (P.139) 941 0 R (P.14) 942 0 R
(P.140) 943 0 R (P.15) 944 0 R (P.16) 945 0 R (P.17) 946 0 R (P.18) 947 0 R
(P.19) 948 0 R (P.2) 949 0 R (P.20) 950 0 R (P.21) 951 0 R (P.22) 952 0 R
(P.23) 953 0 R (P.24) 954 0 R (P.25) 955 0 R (P.26) 956 0 R (P.27) 957 0 R
(P.28) 958 0 R (P.29) 959 0 R (P.3) 960 0 R (P.30) 961 0 R (P.31) 962 0 R
(P.32) 963 0 R (P.33) 964 0 R (P.34) 965 0 R (P.35) 966 0 R (P.36) 967 0 R
(P.37) 968 0 R (P.38) 969 0 R (P.39) 970 0 R (P.4) 971 0 R (P.40) 972 0 R
(P.41) 973 0 R (P.42) 974 0 R (P.43) 975 0 R (P.44) 976 0 R (P.45) 977 0 R
(P.46) 978 0 R (P.47) 979 0 R (P.48) 980 0 R (P.49) 981 0 R (P.5) 982 0 R
(P.50) 983 0 R (P.51) 984 0 R (P.52) 985 0 R (P.53) 986 0 R]
>>
endobj
33 0 obj
<<
/Limits [(P.54) (P.99)]
/Names [(P.54) 987 0 R (P.55) 988 0 R (P.56) 989 0 R (P.57) 990 0 R (P.58) 991 0 R
(P.59) 992 0 R (P.6) 993 0 R (P.60) 994 0 R (P.61) 995 0 R (P.62) 996 0 R
(P.63) 997 0 R (P.64) 998 0 R (P.65) 999 0 R (P.66) 1000 0 R (P.67) 1001 0 R
(P.68) 1002 0 R (P.69) 1003 0 R (P.7) 1004 0 R (P.70) 1005 0 R (P.71) 1006 0 R
(P.72) 1007 0 R (P.73) 1008 0 R (P.74) 1009 0 R (P.75) 1010 0 R (P.76) 1011 0 R
(P.77) 1012 0 R (P.78) 1013 0 R (P.79) 1014 0 R (P.8) 1015 0 R (P.80) 1016 0 R
(P.81) 1017 0 R (P.82) 1018 0 R (P.83) 1019 0 R (P.84) 1020 0 R (P.85) 1021 0 R
(P.86) 1022 0 R (P.87) 1023 0 R (P.88) 1024 0 R (P.89) 1025 0 R (P.9) 1026 0 R
(P.90) 1027 0 R (P.91) 1028 0 R (P.92) 1029 0 R (P.93) 1030 0 R (P.94) 1031 0 R
(P.95) 1032 0 R (P.96) 1033 0 R (P.97) 1034 0 R (P.98) 1035 0 R (P.99) 1036 0 R]
>>
endobj
34 0 obj
<<
/First 1037 0 R
/Parent 3 0 R
/Next 1038 0 R
/Dest (G2956719)
/Count -2
/Last 1039 0 R
/Prev 11 0 R
/Title (1 Introduction)
>>
endobj
35 0 obj
<<
/First 1040 0 R
/Parent 3 0 R
/Next 12 0 R
/Dest (G1848335)
/Count -4
/Last 1041 0 R
/Prev 1042 0 R
/Title (4 Package Information and Contact Assignment)
>>
endobj
36 0 obj
<<
/P [1043 0 R]
/Fi [1044 0 R]
>>
endobj
37 0 obj
<<
/Me 1045 0 R
>>
endobj
38 0 obj
<<
/Parent 15 0 R
/Count 10
/Type /Pages
/Kids [17 0 R 1046 0 R 1047 0 R 1048 0 R 1049 0 R 1050 0 R 1051 0 R 1052 0 R 1053 0 R 1054 0 R]
>>
endobj
39 0 obj
<<
/Parent 15 0 R
/Count 10
/Type /Pages
/Kids [1055 0 R 1056 0 R 1057 0 R 1058 0 R 1059 0 R 1060 0 R 1061 0 R 1062 0 R 1063 0 R 1064 0 R]
>>
endobj
40 0 obj
<<
/Parent 15 0 R
/Count 10
/Type /Pages
/Kids [1065 0 R 1066 0 R 1067 0 R 1068 0 R 1069 0 R 1070 0 R 1071 0 R 1072 0 R 1073 0 R 1074 0 R]
>>
endobj
41 0 obj
<<
/Parent 15 0 R
/Count 10
/Type /Pages
/Kids [1075 0 R 1076 0 R 1077 0 R 1078 0 R 1079 0 R 1080 0 R 1081 0 R 1082 0 R 1083 0 R 1084 0 R]
>>
endobj
42 0 obj
<<
/Parent 15 0 R
/Count 10
/Type /Pages
/Kids [1085 0 R 1086 0 R 1087 0 R 1088 0 R 1089 0 R 1090 0 R 1091 0 R 1092 0 R 1093 0 R 1094 0 R]
>>
endobj
43 0 obj
<<
/Parent 15 0 R
/Count 10
/Type /Pages
/Kids [1095 0 R 1096 0 R 1097 0 R 1098 0 R 1099 0 R 1100 0 R 1101 0 R 1102 0 R 1103 0 R 1104 0 R]
>>
endobj
44 0 obj
<<
/Parent 15 0 R
/Count 10
/Type /Pages
/Kids [1105 0 R 1106 0 R 1107 0 R 1108 0 R 1109 0 R 1110 0 R 1111 0 R 1112 0 R 1113 0 R 1114 0 R]
>>
endobj
45 0 obj
<<
/Parent 15 0 R
/Count 10
/Type /Pages
/Kids [1115 0 R 1116 0 R 1117 0 R 1118 0 R 1119 0 R 1120 0 R 1121 0 R 1122 0 R 1123 0 R 1124 0 R]
>>
endobj
46 0 obj
<<
/Parent 15 0 R
/Count 10
/Type /Pages
/Kids [1125 0 R 1126 0 R 1127 0 R 1128 0 R 1129 0 R 1130 0 R 1131 0 R 1132 0 R 1133 0 R 1134 0 R]
>>
endobj
47 0 obj
<<
/Parent 15 0 R
/Count 10
/Type /Pages
/Kids [1135 0 R 1136 0 R 1137 0 R 1138 0 R 1139 0 R 1140 0 R 1141 0 R 1142 0 R 1143 0 R 1144 0 R]
>>
endobj
48 0 obj
<<
/Parent 16 0 R
/Count 10
/Type /Pages
/Kids [1145 0 R 1146 0 R 1147 0 R 1148 0 R 1149 0 R 1150 0 R 1151 0 R 1152 0 R 1153 0 R 1154 0 R]
>>
endobj
49 0 obj
<<
/Parent 16 0 R
/Count 10
/Type /Pages
/Kids [1155 0 R 1156 0 R 1157 0 R 1158 0 R 1159 0 R 1160 0 R 1161 0 R 1162 0 R 1163 0 R 1164 0 R]
>>
endobj
50 0 obj
<<
/Parent 16 0 R
/Count 10
/Type /Pages
/Kids [1165 0 R 1166 0 R 1167 0 R 1168 0 R 1169 0 R 1170 0 R 1171 0 R 1172 0 R 1173 0 R 1174 0 R]
>>
endobj
51 0 obj
<<
/Parent 16 0 R
/Count 10
/Type /Pages
/Kids [1175 0 R 1176 0 R 1177 0 R 1178 0 R 1179 0 R 1180 0 R 1181 0 R 1182 0 R 1183 0 R 1184 0 R]
>>
endobj
52 0 obj
<<
/Rect [367.199 478.04 395.999 488.36]
/Subtype /Link
/Border [0 0 0]
/Dest (G2053161)
/Type /Annot
>>
endobj
53 0 obj
<<
/Rect [398.399 478.04 438.479 488.36]
/Subtype /Link
/Border [0 0 0]
/Dest (G2053161)
/Type /Annot
>>
endobj
54 0 obj
<<
/Rect [328.079 441.8 551.279 450.92]
/Subtype /Link
/Border [0 0 0]
/Dest (G2956719)
/Type /Annot
>>
endobj
55 0 obj
<<
/Rect [342.479 431.72 551.279 440.84]
/Subtype /Link
/Border [0 0 0]
/Dest (G2097927)
/Type /Annot
>>
endobj
56 0 obj
<<
/Rect [342.479 421.88 551.279 430.76]
/Subtype /Link
/Border [0 0 0]
/Dest (G2022544)
/Type /Annot
>>
endobj
57 0 obj
<<
/Rect [328.079 411.8 551.279 420.92]
/Subtype /Link
/Border [0 0 0]
/Dest (G1818580)
/Type /Annot
>>
endobj
58 0 obj
<<
/Rect [342.479 401.72 551.279 410.84]
/Subtype /Link
/Border [0 0 0]
/Dest (G1818904)
/Type /Annot
>>
endobj
59 0 obj
<<
/Rect [328.079 391.88 551.279 400.76]
/Subtype /Link
/Border [0 0 0]
/Dest (G1818995)
/Type /Annot
>>
endobj
60 0 obj
<<
/Rect [342.479 381.8 551.279 390.92]
/Subtype /Link
/Border [0 0 0]
/Dest (G1819000)
/Type /Annot
>>
endobj
61 0 obj
<<
/Rect [342.479 371.72 558.719 380.84]
/Subtype /Link
/Border [0 0 0]
/Dest (G1892790)
/Type /Annot
>>
endobj
62 0 obj
<<
/Rect [328.079 361.88 551.279 371.72]
/Subtype /Link
/Border [0 0 0]
/Dest (G1892790)
/Type /Annot
>>
endobj
63 0 obj
<<
/Rect [342.479 351.8 551.279 360.92]
/Subtype /Link
/Border [0 0 0]
/Dest (G1876877)
/Type /Annot
>>
endobj
64 0 obj
<<
/Rect [342.479 341.72 551.279 350.84]
/Subtype /Link
/Border [0 0 0]
/Dest (G1981779)
/Type /Annot
>>
endobj
65 0 obj
<<
/Rect [342.479 331.88 551.279 340.76]
/Subtype /Link
/Border [0 0 0]
/Dest (G1820212)
/Type /Annot
>>
endobj
66 0 obj
<<
/Rect [342.479 321.8 551.279 330.92]
/Subtype /Link
/Border [0 0 0]
/Dest (G1821499)
/Type /Annot
>>
endobj
67 0 obj
<<
/Rect [342.479 311.72 551.279 320.84]
/Subtype /Link
/Border [0 0 0]
/Dest (G1827120)
/Type /Annot
>>
endobj
68 0 obj
<<
/Rect [328.079 301.88 551.279 310.76]
/Subtype /Link
/Border [0 0 0]
/Dest (G1848335)
/Type /Annot
>>
endobj
69 0 obj
<<
/Rect [342.479 291.8 551.279 300.92]
/Subtype /Link
/Border [0 0 0]
/Dest (G1848337)
/Type /Annot
>>
endobj
70 0 obj
<<
/Rect [342.479 281.72 558.719 290.84]
/Subtype /Link
/Border [0 0 0]
/Dest (G1848357)
/Type /Annot
>>
endobj
71 0 obj
<<
/Rect [328.079 271.88 551.279 281.72]
/Subtype /Link
/Border [0 0 0]
/Dest (G1848357)
/Type /Annot
>>
endobj
72 0 obj
<<
/Rect [342.479 261.8 558.719 270.92]
/Subtype /Link
/Border [0 0 0]
/Dest (G2373433)
/Type /Annot
>>
endobj
73 0 obj
<<
/Rect [328.079 251.72 551.279 261.8]
/Subtype /Link
/Border [0 0 0]
/Dest (G2373433)
/Type /Annot
>>
endobj
74 0 obj
<<
/Rect [342.479 241.88 551.279 250.76]
/Subtype /Link
/Border [0 0 0]
/Dest (G1849791)
/Type /Annot
>>
endobj
75 0 obj
<<
/Rect [328.079 231.8 551.279 240.92]
/Subtype /Link
/Border [0 0 0]
/Dest (G2836832)
/Type /Annot
>>
endobj
76 0 obj
<<
/Length 5424
/Filter /FlateDecode
>>
stream
HWY~ׯ#i{xoo08qbkY,#I$ɿOUhF _c;՟`pEgNi+n (tuů/Ig^i9
bi'!Fzc7d_BdR.B h`5C_r`iuB V`B4lY|?S||z7na'
G؋ߖ)1EWS"Yz_P{ q΄r|)|%zE2vX"ůPŜA,9Yy86 ǵ0021O{{&ݽ_V1
ƞ F$PQ|Qd
$(!$0&XYZMqH#S}#ꢗ]v8#YcjK9_b3k;@BQgI(td쥦!h#2C9S1J]Pp|GDq{dO8F#p@?7f$BE~$Z+"$U#C#|o58o+g1X͙/I'n~WZ
-2um.I%@@?!At7Ni^Õ$ wj99|IM췪8XJReF27(f;CQl%VljhC#j0h8,Y=d1"WN,`臁V `Ϋ蒁Ptcu/:gbFtq,G\&gRjA>jk!BiŇ#8qq%0h6+e
Rj徢퇑9
GXoو 'ӊD}`>qhYFlGbLIJdI&egvGrm{/ RYEUX5"@m+tQ!M\z(.:ߍ#L4q+&Y'Hk U9Es(C>EG"L
D2SB
;yG[ }Jk{',`NC/衇8Gי].r4L项,a|g[Y>@Ƭ1E05i^siEW|6k媁46;s+VE*B[