

# R8C/36T-A Group

# User's Manual: Hardware

RENESAS MCU R8C Family / R8C/3xT-A Series

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Rev.1.00 Oct 2011

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

### General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
  - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
  not access these addresses; the correct operation of LSI is not guaranteed if they are
  accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

# How to Use This Manual

# 1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual.

The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. For details, refer to the text of the manual.

The following documents apply to the R8C/36T-A Group. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Electronics Web site.

Document Type	Description	Document Title	Document No.
Datasheet	Hardware overview characteristic	R8C/36T-A Group Datasheet	R01DS0055EJ0010
User's manual: Hardware	Hardware specifications (pin assignments, memory maps, peripheral function specifications, electrical characteristics, timing charts) and operation description Note: Refer to the application notes for details on using peripheral functions.	R8C/36T-A Group User's Manual: Hardware	This User's manual
User's manual: Software	Description of CPU instruction set	R8C/5x Series User's manual: Software	R01US0007EJ
Application note	Information on using peripheral functions and application examples Sample programs Information on writing programs in assembly language and C	Available from Reno site.	esas Electronics Web
Renesas technical update	Product specifications, updates on documents, etc.		

# 2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1)	Register Names, Bit Names, and Pin Names Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories. Examples the SRST bit in the PMO register P3_5 pin, VCC pin
(2)	<ul> <li>Peripheral Function Names, Register Names, and Pin Names</li> <li>The number after the underscore (_) in peripheral function names, register names, and pin names indicates the corresponding number of on-chip modules.</li> <li>Examples <ul> <li>Peripheral function names</li> <li>Timer RC: Timer RC_0, Timer RC_1</li> <li>Timer RJ: Timer RJ_0, Timer RJ_1, Timer RJ_2, Timer RJ_3</li> </ul> </li> <li>Pin names <ul> <li>Timer RC: TRCCLK_0, TRCCLK_1</li> <li>UART0: RXD_0, RXD_1, RXD_2, RXD_3</li> </ul> </li> </ul>
(3)	Notation of Numbers The indication "b" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "h" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format. Examples Binary: 11b Hexadecimal: EFA0h Decimal: 1234

# 3. Register Notation

The symbols and terms used in register diagrams are described below.

x.x.x	XXX	Regi	ister (Sy	mbol)							
Address XXXXXh											
Bit b7 b6 b5 b4 b3 b2 b1 b0											
Sy	/mbol XX	XX7	XXX6	XXX5	—	—	—	XXX1	XXX0		*1
After I	Reset	0	0	0	0	0	0	0	0		1
Dit	Cumphical	1		t Name				Function			
Bit b0	Symbol XXX0	XXX		lit Name		b1 b0		Function			R/W R/W
b0 b1	XXX0 XXX1	~~~	DIL			0 0: XX					R/W
51						0 1: XX					
						1 0: Do	not set. Y				
b2		Noth	ina is assia	ned The v	vrite value			value is un	defined		
b2	_	Rese	-	gried. The v		Set to 0.					W
b4	_					00110 01					
b5	XXX5	XXX	bits			Function	varies de	pending on	the operat	ina mode.	R/W
b6	XXX6			$\backslash$			```			5	R/W
b7	XXX7	XXX	bit	$\overline{}$		0: XXX					R
						1: XXX		$\backslash$			
<ul> <li>*2</li> <li>*3</li> <li>*1 R/W: Read and write. R: Read only. W: Write only. —: Nothing is assigned. </li> <li>*2 • Reserved Reserved bits. Set to the specified value. For R/W bits, the written value is read unless otherwise noted. </li> <li>*3 • Nothing is assigned. Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0. • Do not set. Operation is not guaranteed when a value is set. • Function varies depending on the operating mode. The function of the bit varies with the peripheral function mode. For information on the individual modes, refer to the register diagram. </li> </ul>											

# 4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment Bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connect
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

# Table of Contents

SFR Pag	e Reference B	- 1
1. Ov	erview	. 1
1.1	Features	1
1.1.1	Applications	1
1.1.2	Specifications	2
1.2	Product List	4
1.3	Block Diagram	5
1.4	Pin Assignment	6
1.5	Pin Functions	10
2. Ce	ntral Processing Unit (CPU)	12
2.1	Data Registers (R0, R1, R2, and R3)	13
2.2	Address Registers (A0 and A1)	
2.3	Frame Base Register (FB)	
2.4	Interrupt Table Register (INTB)	
2.5	Program Counter (PC)	
2.6	User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	
2.7	Static Base Register (SB)	
2.8	Flag Register (FLG)	13
2.8.1	Carry Flag (C)	13
2.8.2	Debug Flag (D)	13
2.8.3	Zero Flag (Z)	13
2.8.4	Sign Flag (S)	13
2.8.5	Register Bank Select Flag (B)	13
2.8.6	Overflow Flag (O)	13
2.8.7	Interrupt Enable Flag (I)	14
2.8.8	Stack Pointer Select Flag (U)	14
2.8.9	Processor Interrupt Priority Level (IPL)	14
2.8.10	Reserved Bit	14
3. Ad	dress Space	15
3.1	Memory Map	15
3.2	Special Function Registers (SFRs)	16
4. Bu	s Access	33
4.1	Bus Access	33
5. Sy	stem Control	34
5.1	Overview	34
5.2	Registers	34
5.2.1	Processor Mode Register 0 (PM0)	34
5.2.2	Processor Mode Register 1 (PM1)	35
5.2.3	Protect Register (PRCR)	36
5.2.4	Option Function Select Register 2 (OFS2)	37
5.2.5	Option Function Select Register (OFS)	38
5.3	ID Code Area	
5.3.1	Overview	39
5.3.2	Function	39

5.3.3	Forced Erase Function	40
5.3.4	Standard Serial I/O Mode Disabled Function	41
5.3.5	Notes on ID Code Area (Setting Example)	41
5.4	Protection	42
5.5	Option Function Select Area	42
5.5.1	Overview	42
5.6	Notes on System Control	43
5.6.1	Option Function Select Area Setting Examples	43
6. Re	sets	44
6.1	Overview	44
6.2	Registers	45
6.2.1	Processor Mode Register 0 (PM0)	45
6.2.2	Reset Source Determination Register (RSTFR)	46
6.2.3	Option Function Select Register 2 (OFS2)	47
6.2.4	Option Function Select Register (OFS)	48
6.3	Operation	49
6.3.1	Reset Sequence	49
6.3.2	Hardware Reset	50
6.3.3	Power-On Reset	52
6.3.4	Voltage Monitor 0 Reset	53
6.3.5	Watchdog Timer Reset	54
6.3.6	Software Reset	54
6.3.7	Cold Start-Up/Warm Start-Up Determination Function	54
6.3.8	Reset Source Determination Function	54
6.4	States during Reset	55
6.4.1	Pin States while RESET Pin Level is Low	55
6.4.2	CPU Register States after Reset	55
7. Vo	tage Detection Circuit	56
7.1	Overview	56
7.2	Registers	59
7.2.1	Voltage Monitor Circuit Control Register (CMPA)	59
7.2.2	Voltage Monitor Circuit Edge Select Register (VCAC)	60
7.2.3	Voltage Detection Register 2 (VCA2)	60
7.2.4	Voltage Detection 1 Level Select Register (VD1LS)	61
7.2.5	Voltage Monitor 0 Circuit Control Register (VW0C)	62
7.2.6	Voltage Monitor 1 Circuit Control Register (VW1C)	63
7.2.7	Voltage Monitor 2 Circuit Control Register (VW2C)	64
7.2.8	Option Function Select Register (OFS)	65
7.3	Monitoring VCC Input Voltage	66
7.3.1	Monitoring Vdet0	66
7.3.2	Monitoring Vdet1	66
7.3.3	Monitoring Vdet2	66
7.4	Voltage Monitor 0 Reset	67
7.5	Voltage Monitor 1 Interrupt	68
7.6	Voltage Monitor 2 Interrupt	70

8. Wa	atchdog Timer	. 72
8.1	Overview	72
8.2	Registers	74
8.2.1	Reset Interrupt Select Register (RISR)	75
8.2.2	Watchdog Timer Reset Register (WDTR)	75
8.2.3	Watchdog Timer Start Register (WDTS)	76
8.2.4	Watchdog Timer Control Register (WDTC)	76
8.2.5	Count Source Protection Mode Register (CSPR)	77
8.2.6	Option Function Select Register 2 (OFS2)	78
8.2.7	Option Function Select Register (OFS)	79
8.3	Operation	80
8.3.1	Items Common to Multiple Modes	80
8.3.2	When Count Source Protection Mode is Disabled	81
8.3.3	When Count Source Protection Mode is Enabled	82
9. Cl	ock Generation Circuit	. 83
9.1	Overview	83
9.2	Registers	86
9.2.1	System Clock Control Register 0 (CM0)	87
9.2.2	System Clock Control Register 1 (CM1)	88
9.2.3	Oscillation Stop Detection Register (OCD)	89
9.2.4	System Clock Control Register 3 (CM3)	90
9.2.5	System Clock Control Register 4 (CM4)	91
9.2.6	Clock Prescaler Reset Flag (CPSRF)	91
9.2.7	High-Speed On-Chip Oscillator Control Register 0 (FRA0)	92
9.2.8	High-Speed On-Chip Oscillator Control Register 2 (FRA2)	93
9.2.9	Voltage Detection Register 2 (VCA2)	94
9.2.10	ε	
9.3	XIN Clock	96
9.4	On-Chip Oscillator Clocks	97
9.4.1	Low-Speed On-Chip Oscillator Clock	
9.4.2	High-Speed On-Chip Oscillator Clock	97
9.5	XCIN Clock	
9.6	CPU Clock and Peripheral Functional Clock	99
9.6.1	System Clock	
9.6.2	CPU Clock	
9.6.3	Peripheral Function Clocks (f1, f2, f4, f8, and f32)	
9.6.4	fOCO	
9.6.5	fHOCO	
9.6.6	fHOCO-F	
9.6.7	fLOCO	
9.6.8	fOC0128	
9.6.9	fC1, fC2, and fC32	
9.6.10		
9.7	Oscillation Stop Detection Function	
9.7.1	How to Use Oscillation Stop Detection Function	
9.8	Notes on Clock Generation Circuit	
9.8.1	Oscillation Stop Detection Function	
9.8.2	Oscillation Circuit Constants	104

10. Powe	r Control	. 105
10.1 O	verview	105
10.2 R	egisters	106
10.2.1	System Clock Control Register 0 (CM0)	106
10.2.2	System Clock Control Register 1 (CM1)	107
10.2.3	System Clock Control Register 3 (CM3)	108
10.2.4	System Clock Control Register 4 (CM4)	109
10.2.5	High-Speed On-Chip Oscillator Control Register 0 (FRA0)	110
10.2.6	STBY VDC Power Control Register (SVDC)	110
10.2.7	Module Standby Control Register 0 (MSTCR0)	111
10.2.8	Module Standby Control Register 1 (MSTCR1)	111
10.2.9	Module Standby Control Register 2 (MSTCR2)	112
10.2.10	Module Standby Control Register 3 (MSTCR3)	112
10.2.11	Module Standby Control Register 4 (MSTCR4)	113
10.3 St	andard Operating Mode	114
10.3.1	High-Speed Clock Mode	115
10.3.2	Low-Speed Clock Mode	115
10.3.3	High-Speed On-Chip Oscillator Mode	115
10.3.4	Low-Speed On-Chip Oscillator Mode	115
10.4 W	ait Mode	116
10.4.1	Peripheral Function Clock Stop Function	116
10.4.2	Entering Wait Mode	116
10.4.3	Pin States in Wait Mode	116
10.4.4	Exiting Wait Mode	117
10.5 St	op Mode	120
10.5.1	Entering Stop Mode	120
10.5.2	Pin States in Stop Mode	120
10.5.3	Exiting Stop Mode	121
10.6 R	educing Power Consumption	122
10.6.1	Voltage Detection Circuit	122
10.6.2	Ports	122
10.6.3	Clocks	122
10.6.4	Wait Mode, Stop Mode	122
10.6.5	Stopping Peripheral Function Clocks	122
10.6.6	Timers	122
10.6.7	A/D Converter	
10.6.8	Clock Synchronous Serial Interface and Serial Interfaces	123
10.6.9	Reducing Internal Power Consumption (Low-Power-Consumption Mode)	123
10.6.10	Stopping Flash Memory	
10.6.11	Low-Current-Consumption Read Mode	
10.7 N	otes on Power Control	127
10.7.1	Stop Mode	
10.7.2	Wait Mode	127
11. Interr	upts	128
11.1 O	verview	128
11.1.1	Types of Interrupts	
11.1.2	Software Interrupts	
11.1.3	Special Interrupts	

11.2	Registers	131
11.2.1	Interrupt Control Register	
	(FMRDYIC, INT4IC, TRCIC_0, TRE2IC, U2TIC, U2RIC, KUPIC, ADIC, SSUIC_0/IICIC_0,	
	U0TIC_0, U0RIC_0, U0TIC_1, U0RIC_1, INT2IC, TRJIC_0, TRB2IC_0, INT1IC, INT3IC, INT	
	U2BCNIC, VCMP1IC, VCMP2IC, TSCUIC)	
11.2.2		
11.2.3	External Input Enable Register 1 (INTEN1)	134
11.2.4	INT Input Filter Select Register 0 (INTF)	135
11.2.5	I	
11.2.6	INT Input Polarity Switch Register (INTPOL)	136
11.2.7	Key Input Interrupt Enable Register (KIEN)	136
11.2.8	Address Match Interrupt Address ij Register (AIADRij) ( $i = 0$ or 1, $j = L$ or H)	137
11.2.9	Address Match Interrupt Enable i Register (AIENi) (i = 0 or 1)	137
11.2.1	0 INT Interrupt Input Pin Select Register 0 (INTSR0)	138
11.3	Interrupts and Interrupt Vectors	139
11.3.1	Fixed Vector Table	139
11.3.2	Relocatable Vector Table	140
11.4	Interrupt Control	142
11.4.1	I Flag	142
11.4.2	IR Bit	142
11.4.3	Bits ILVL2 to ILVL0, IPL	142
11.4.4	Interrupt Sequence	143
11.4.5	Interrupt Response Time	144
11.4.6	IPL Change when Interrupt Request is Acknowledged	144
11.4.7	Saving Registers	145
11.4.8	Returning from Interrupt Routine	147
11.4.9	Interrupt Priority	147
11.4.1	0 Interrupt Priority Level Selection Circuit	148
11.5	INT Interrupt	149
11.5.1	$\overline{\text{INTi}}$ Interrupt (i = 0 to 4)	149
11.5.2	$\overline{\text{INTi}}$ Input Filter (i = 0 to 4)	150
11.6	Key Input Interrupt	151
11.7	Address Match Interrupt	152
11.8	Timer RC Interrupt, Timer RE2 Interrupt, Synchronous Serial Communication Unit/I <sup>2</sup> C bus Interfac	e, and
	Flash Memory Interrupt (Interrupts with Multiple Interrupt Request Sources)	153
11.9	Notes on Interrupts	154
11.9.1	Reading Address 00000h	154
11.9.2	SP Setting	154
11.9.3	External Interrupt, Key Input Interrupt	154
11.9.4	Changing Interrupt Sources	155
11.9.5	Rewriting Interrupt Control Register	156
12. Eve	ent Link Controller (ELC)	157
12.1	Overview	157
12.2	Registers	
12.2.1	-	
12.3	Operation	

13. DT	S	162
13.1	Overview	
13.2	Registers	
13.2.1	DTC Activation Control Register (DTCTL)	
13.2.2	DTC Activation Enable Register i (DTCENi) (i = 0 to 3, 5, or 6)	
13.2.3	DTC Control Register j (DTCCRj) (j = 0 to 23)	
13.2.4	DTC Block Size Register j (DTBLSj) (j = 0 to 23)	
13.2.5	DTC Transfer Count Register j (DTCCTj) (j = 0 to 23)	
13.2.6	DTC Transfer Count Reload Register j (DTRLDj) (j = 0 to 23)	170
13.2.7	DTC Source Address Register j (DTSARj) ( $j = 0$ to 23)	
13.2.8	DTC Destination Address Register j (DTDARj) (j = 0 to 23)	
13.3	Operation	
13.3.1	Overview	
13.3.2	Activation Sources	
13.3.3	Control Data Allocation and DTC Vector Table	
13.3.4	Normal Mode	
13.3.5	Repeat Mode	
13.3.6	Chain Transfers	
13.3.7	Interrupt Sources	
13.3.8	Operation Timings	
13.3.9	Number of DTC Execution Cycles	
13.3.1		
13.4	Notes on DTC	
13.4.1	DTC Activation Source	
13.4.2	DTCENi Registers (i = 0 to 3, 5, or 6)	
13.4.3	Peripheral Modules	
13.4.4 13.4.5	Interrupt Requests DTC Activation	
15.4.5		103
14. I/O	Ports	
14.1	Overview	
14.1 14.2	I/O Port Functions	
14.3	Pins Other than I/O Ports	
14.4	I/O of Peripheral Functions	
14.4.1	Peripheral Function I/O and PDi Bit ( $i = 0$ to 6, 8)	
14.4.2	Peripheral Mapping Controller	
14.4.3	Allocation of Peripheral Functions	
14.5	Registers	
14.5.1	Timer RJ_0 Pin Select Register (TRJ_0SR)	
14.5.2	Timer RCCLK Pin Select Register (TRCCLKSR)	
14.5.3	Timer RC_0 Pin Select Register 0 (TRC_0SR0)	
14.5.4	Timer RC_0 Pin Select Register 1 (TRC_0SR1)	
14.5.5	Timer Pin Select Register (TIMSR)	
14.5.6	UART0_0 Pin Select Register (U_0SR)	
14.5.7	UART0_1 Pin Select Register (U_1SR)	
14.5.8	UART2 Pin Select Register 0 (U2SR0)	
14.5.9	UART2 Pin Select Register 1 (U2SR1)	
14.5.1	) INT Interrupt Input Pin Select Register 0 (INTSR0)	
14.5.1	I I/O Function Pin Select Register (PINSR)	211

14.5.1	2 Pin Assignment Select Register (PMCSEL)	
14.5.1	3 Pull-Up Control Register 0 (PUR0)	
14.5.1	4 Pull-Up Control Register 1 (PUR1)	
14.5.1	5 Pull-Up Control Register 2 (PUR2)	
14.5.1	6 Port P1 Drive Capacity Control Register (P1DRR)	
14.5.1	7 Port P2 Drive Capacity Control Register (P2DRR)	
14.5.1	8 Drive Capacity Control Register 0 (DRR0)	
14.5.1	9 Drive Capacity Control Register 1 (DRR1)	
14.5.2	0 Drive Capacity Control Register 2 (DRR2)	
14.5.2	1 Input Threshold Control Register 0 (VLT0)	
14.5.2	2 Input Threshold Control Register 1 (VLT1)	
14.5.2	3 Input Threshold Control Register 2 (VLT2)	
14.5.2	4 Port Pi Register (PORTi) ( $i = 0$ to 6, 8)	
14.5.2	5 Port Pi Direction Register (PDi) $(i = 0 \text{ to } 6, 8)$	
14.5.2	6 I/O Pins Not Controlled by Pin Select Registers	
14.6	Handling of Unassigned Pins	
15. Tim	ner RJ	226
15.1	Overview	
15.1	I/O Pins	
15.2	Registers	
15.3.1	-	
15.3.2		
15.3.2		
15.3.4	• · · · · · · · · · · · · · · · · · · ·	
15.3.5	• • • • • • • • • • • • • • • • • • •	
15.4	Operation	
15.4.1	Reload Register and Counter Rewrite Operation	
15.4.2		
15.4.3		
15.4.4	*	
15.4.5		
15.4.6		
15.4.7	Coordination with Event Link Controller (ELC)	
15.4.8		
15.5	Notes on Timer RJ	
10 Tim		040
	ner RB2	
16.1	Overview	
16.2	I/O Pins	
16.3 16.3.1	Registers Timer RB2 Control Register (TRBCR)	
	-	
16.3.2	Timer RB2 One-Shot Control Register (TRBOCR)	
16.3.3	$\mathbf{c}$	
16.3.4 16.3.5		
16.3.5	• • • • • • • • • • • • • • • • • • •	
16.3.6		
16.3.8	Timer RB2 Interrupt Request Register (TRBIR)	

16.4	Operation	255
16.4.1	Timer Mode	
16.4.2	Programmable Waveform Generation Mode	257
16.4.3	Programmable One-Shot Generation Mode	
16.4.4	Programmable Wait One-Shot Generation Mode	
16.5	Selectable Functions	
16.5.1	Configuration and Update Timing for Registers TRBPRE, TRBPR, and TRBSC	
16.5.2	Prescaler and Counter Operation Using TWRC Bit	
16.5.3	TOCNT Bit Setting and Pin States	
16.5.4	Coordination with Event Link Controller (ELC)	
16.6	Interrupt Requests	
	INTO Input Trigger Selection	
16.8	Notes on Timer RB2	275
17. Tim	er RC	277
17.1	Overview	277
17.2	Registers	
17.2.1	Timer RC Counter (TRCCNT)	
17.2.2	Timer RC General Registers A, B, C, and D (TRCGRA, TRCGRB, TRCGRC, TRCGRD)	
17.2.3	Timer RC Mode Register (TRCMR)	
17.2.4	Timer RC Control Register 1 (TRCCR1)	
17.2.5	Timer RC Interrupt Enable Register (TRCIER)	
17.2.6	Timer RC Status Register (TRCSR)	285
17.2.7	Timer RC I/O Control Register 0 (TRCIOR0)	286
17.2.8	Timer RC I/O Control Register 1 (TRCIOR1)	287
17.2.9	Timer RC Control Register 2 (TRCCR2)	288
17.2.1	) Timer RC Digital Filter Function Select Register (TRCDF)	289
17.2.1		
17.2.12	2 Timer RC A/D Conversion Trigger Control Register (TRCADCR)	291
17.2.1	3 Timer RC Output Waveform Manipulation Register (TRCOPR)	292
17.2.14	Timer RC ELC Cooperation Control Register (TRCELCCR)	293
17.3	Operation	294
17.3.1	Timer Mode	295
17.3.2	PWM Mode	299
17.3.3	PWM2 Mode	303
17.4	Selectable Functions	310
17.4.1	Input Digital Filter for Input Capture	310
17.4.2	A/D Conversion Start Trigger	311
17.4.3	Changing Output Pins and General Registers	312
17.4.4	Output Waveform Manipulation	314
17.5	Operation Timing	317
17.5.1	TRCCNT Register Count Timing	317
17.5.2	Output-Compare Output Timing	318
17.5.3	Input-Capture Input Timing	318
17.5.4	Timing for Counter Clearing by Compare Match	319
17.5.5	Buffer Operation Timing	319
17.5.6	Bits IMFA to IMFD Timing at Compare Match	320
17.5.7	Bits IMFA to IMFD Timing at Input Capture	320
17.5.8	Timing for Setting Status Flags to 0	321

17.5.9	Timing of A/D Conversion Start Trigger due to Compare Match	
17.6	Notes on Timer RC	
17.6.1	TRCCNT Register	
17.6.2	TRCCR1 Register	
17.6.3	TRCSR Register	
17.6.4	Count Source Switching	
17.6.5	Input Capture Function	
17.6.6	TRCMR Register in PWM2 Mode	
17.6.7	Count Source fHOCO	
17.6.8	Module Standby	
17.6.9	Mode Switching	
17.6.10	Input Capture Operation when Count is Stopped	
18. Tim	er RE2	324
18.1	Overview	
18.2	Registers	
18.2.1	Timer RE2 Counter Data Register (TRESEC) in Compare Match Timer Mode	
18.2.2	Timer RE2 Second Data Register (TRESEC) in Real-Time Clock Mode	
18.2.3	Timer RE2 Compare Data Register (TREMIN) in Compare Match Timer Mode	
18.2.4	Timer RE2 Minute Data Register (TREMIN) in Real-Time Clock Mode	
18.2.5	Timer RE2 Hour Data Register (TREHR)	
18.2.6	Timer RE2 Day-of-the-Week Data Register (TREWK)	
18.2.7	Timer RE2 Day Data Register (TREDY)	
18.2.8	Timer RE2 Month Data Register (TREMON)	334
18.2.9	Timer RE2 Year Data Register (TREYR)	335
18.2.10	Timer RE2 Control Register (TRECR) in Real-Time Clock Mode	336
18.2.11	Timer RE2 Control Register (TRECR) in Compare Match Timer Mode	339
18.2.12	Timer RE2 Count Source Select Register (TRECSR) in Real-Time Clock Mode	
18.2.13	Timer RE2 Count Source Select Register (TRECSR) in Compare Match Timer Mode	
18.2.14	Timer RE2 Clock Error Correction Register (TREADJ)	
18.2.15	Timer RE2 Interrupt Flag Register (TREIFR) in Real-Time Clock Mode	
18.2.16	5 Timer RE2 Interrupt Flag Register (TREIFR) in Compare Match Timer Mode	
18.2.17	Timer RE2 Interrupt Enable Register (TREIER) in Real-Time Clock Mode	
18.2.18	Timer RE2 Interrupt Enable Register (TREIER) in Compare Match Timer Mode	
18.2.19	Timer RE2 Alarm Minute Register (TREAMN)	
18.2.20	Timer RE2 Alarm Hour Register (TREAHR)	
18.2.21	Timer RE2 Alarm Day-of-the-Week Register (TREAWK)	350
18.2.22	2 Timer RE2 Protect Register (TREPRC) in Real-Time Clock Mode	351
18.2.23	Timer RE2 Protect Register (TREPRC) in Compare Match Timer Mode	
18.3	Operation in Real-Time Clock Mode	353
18.3.1	Operation Example	353
18.3.2	Example of Setting Associated Registers	353
18.3.3	Time Changing and Reading Procedures	
18.3.4	Clock Error Correction Function	
18.3.5	Alarm Function	
18.3.6	Second Adjustment Function	
18.4	Operation in Compare Match Timer Mode	
18.4.1	Operation Example	
18.4.2	Example of Setting Associated Registers	369

18.5	Interrupt Sources	
18.5	.1 One-Shot Signal for Event Link Controller (ELC)	
18.6	Notes on Timer RE2	
_		
19. S	erial Interface (UART0)	
19.1	Overview	
19.2	Registers	
19.2	.1 UART0 Transmit/Receive Mode Register (U0MR)	
19.2		
19.2	.3 UART0 Transmit Buffer Register (U0TB)	
19.2		
19.2	Č ( )	
19.2	$\mathbf{c}$	
19.2	.7 UART0 Interrupt Flag and Enable Register (U0IR)	
19.3	Operation	
19.3	.1 Clock Synchronous Serial I/O Mode	
19.3		
19.4	UART0 Interrupt	
19.5	Notes on Serial Interface (UART0)	
20. S	erial Interface (UART2)	396
20.1	Overview	
20.2	Registers	
20.2	.1 UART2 Transmit/Receive Mode Register (U2MR)	
20.2		
20.2	.3 UART2 Transmit Buffer Register (U2TB)	
20.2	e v v	
20.2		
20.2	$\mathbf{c}$	
20.2	.7 UART2 Digital Filter Function Select Register (U2RXDF)	
20.2		
20.2	.9 UART2 Special Mode Register 4 (U2SMR4)	
20.2	.10 UART2 Special Mode Register 3 (U2SMR3)	
20.2	.11 UART2 Special Mode Register 2 (U2SMR2)	
20.2	12 UART2 Special Mode Register (U2SMR)	
20.3	Operation	
20.3		
20.3		
20.3		
20.3	1	
20.3	L	
20.4	Notes on Serial Interface (UART2)	
20.4		
20.4		
20.4	.3 Special Mode 1 (I <sup>2</sup> C Mode)	
21. C	lock Synchronous Serial Interface	452
21.1	Overview	
21.1		

21.1.2	Synchronous Serial Communication Unit (SSU)	453
21.1.3	I <sup>2</sup> C bus Interface	455
21.2	Registers	
21.2.1	I <sup>2</sup> C Control Register (IICCR)	
21.2.2	SS Bit Counter Register (SSBR)	
21.2.3	SI Transmit Data Register (SITDR)	
21.2.4	SI Receive Data Register (SIRDR)	
21.2.5	SI Control Register 1 (SICR1)	
21.2.6	SI Control Register 2 (SICR2)	
21.2.7	SI Mode Register 1 (SIMR1)	
21.2.8	SI Interrupt Enable Register (SIER)	
21.2.9	SI Status Register (SISR)	
21.2.10		
21.3	Synchronous Serial Communication Unit (SSU) Operation	
21.3.1	Items Common to Clock Synchronous Communication Mode and 4-Wire Bus Communication Mode	171
21.3.2	Clock Synchronous Communication Mode	
21.3.2	4-Wire Bus Communication Mode	
	I <sup>2</sup> C bus Interface Operation	
21.4.1	Items Common to I <sup>2</sup> C bus Interface and Clock Synchronous Serial Mode	
21.4.2	I <sup>2</sup> C bus Interface Mode	
21.4.3	Clock Synchronous Serial Mode	
21.4.4	Register Setting Examples	
21.4.5	Noise Canceller	
21.4.6	Bit Synchronization Circuit	
21.4.7	Coordination with DTC	516
21.4.8	Procedure for Resetting Control Block in I <sup>2</sup> C bus Interface Mode	519
21.5	Notes on Clock Synchronous Serial Interface	520
21.5.1	Notes on Synchronous Serial Communication Unit	520
21.5.2	Notes on I <sup>2</sup> C bus Interface	520
21.5.3	ICE Bit in SICR1 Register and SIRST Bit in SICR2 Register	520
22. Har	dware LIN	
22.1	Overview	
	Input/Output Pins	
	Registers	
22.3.1	LIN Special Function Register (LINCR2)	
22.3.2	LIN Control Register (LINCT)	
22.3.3	LIN Status Register (LINST)	
22.4	Operation	
22.4.1	Master Mode	
22.4.2	Slave Mode	529
22.4.3	Bus Collision Detection Function	533
22.4.4	Hardware LIN Completion Processing	
22.5	Interrupt Requests	535
22.6	Notes on Hardware LIN	536
23. A/D	Converter	537
23.1	Overview	

23.2	Registers	
23.2.1	On-Chip Reference Voltage Control Register (OCVREFCR)	541
23.2.2	A/D Register i (ADi) (i = 0 to 7)	
23.2.3	A/D Mode Register (ADMOD)	
23.2.4	A/D Input Select Register (ADINSEL)	544
23.2.5	A/D Control Register 0 (ADCON0)	
23.2.6	A/D Control Register 1 (ADCON1)	
23.3	Items Common to Multiple Modes	547
23.3.1	Input/Output Pins	547
23.3.2	A/D Conversion Cycles	547
23.3.3	A/D Conversion Start Condition	549
23.3.4	A/D Conversion Result	551
23.3.5	Resolution (8-Bit/10-Bit Mode)	551
23.3.6	Low-Current-Consumption Function	551
23.3.7	On-Chip Reference Voltage (OCVREF)	551
23.3.8	A/D Open-Circuit Detection Assist Function	551
23.4	One-Shot Mode	553
23.5	Repeat Mode 0	554
23.6	Repeat Mode 1	555
23.7	Single Sweep Mode	557
23.8	Repeat Sweep Mode	559
23.9	Output Impedance of Sensor during A/D Conversion	
23.10	Notes on A/D Converter	
23.10.	1 Notes on A/D Conversion	
23.10.	2 Clock Source Switching	
23.10.	-	
24. Co	mparator B	563
24.1	Overview	
24.2	Registers	
24.2.1	Comparator B Control Register 0 (INTCMP)	565
24.3	Operation	566
24.3.1	Comparator Bi Digital Filter (i = 1 or 3)	567
24.4	Comparator B1 and Comparator B3 Interrupts	
25. Τοι	Ich Sensor Control Unit	569
25.1	Overview	
25.2	Registers	
25.2.1	TSCU Control Register 0 (TSCUCR0)	
25.2.2	TSCU Control Register 1 (TSCUCR1)	575
25.2.3	TSCU Mode Register (TSCUMR)	576
25.2.4	TSCU Timing Control Register 0A (TSCUTCR0A)	577
25.2.5	TSCU Timing Control Register 0B (TSCUTCR0B)	578
25.2.6		
25.2.7		
25.2.8		
25.2.9		
25.2.1		
25.2.1		

25.2.12	TSCU Secondary Counter Set Register (TSCUSCS)	
25.2.13	TSCU Secondary Counter (TSCUSCC)	
25.2.14	TSCU Data Buffer Register (TSCUDBR)	590
25.2.15	TSCU Primary Counter (TSCUPRC)	591
25.2.16	TSCU Random Value Store Register 0 (TSCURVR0)	
25.2.17	TSCU Random Value Store Register 1 (TSCURVR1)	593
25.2.18	TSCU Random Value Store Register 2 (TSCURVR2)	594
25.2.19	TSCU Random Value Store Register 3 (TSCURVR3)	595
25.2.20	TSCU Input Enable Register 0 (TSIE0)	596
25.2.21	TSCU Input Enable Register 1 (TSIE1)	597
25.2.22	TSCU Input Enable Register 2 (TSIE2)	598
25.2.23	TSCUCHXA Select Register 0 (TSCHSEL0)	599
25.2.24	TSCUCHXA Select Register 1 (TSCHSEL1)	
25.2.25	TSCUCHXA Select Register 2 (TSCHSEL2)	
25.3 C	Deperation	
25.3.1	Items Common to Multiple Modes	
25.3.2	Touch Sensor Control Unit Specifications and Operation Example	
25.4 P	rinciples of Measurement Operation	
	Notes on Touch Sensor Control Unit	
25.5.1	Address to Store Detection Data	
25.5.2	Measurement Trigger	
25.5.3	Charging Time	
25.5.4	Switching Set Values	
25.5.5	Restrictions on CHxB-CHxC Short Circuit Control	
25.5.6	Touch Sensor Control Unit Module Standby	
25.5.7	Touch Sensor Control Unit Initialization (TSCUINIT)	
25.5.8	Restrictions on Clock Settings	
25.5.9	Restrictions on Wait Mode	
25.5.10	Restrictions on Stop Mode	
25.5.11	Using Touch Sensor Control Unit with A/D Converter	
20.0111		020
26. Flash	n Memory	
	Verview	
	Aemory Map	
	legisters	
26.3.1	Flash Memory Status Register (FST)	
26.3.2	Flash Memory Control Register (1917)	
26.3.2	Flash Memory Control Register 1 (FMR1)	
26.3.4	Flash Memory Control Register 2 (FMR2)	
26.3.5	Option Function Select Register (OFS)	
	Sunctions to Prevent Flash Memory from being Rewritten	
26.4.1	ID Code Check Function	
26.4.2	ROM Code Protect Function	
	CPU Rewrite Mode	
26.5	EW0 Mode	
26.5.2	EW0 Mode	
26.5.2		
	Setting and Cancelling Each Mode	
26.5.4 26.5.5	Suspend Operation	
26.5.5	BGO (Background Operation) Function	

26.5.6	Data Protect Function	
26.5.7	Software Commands	
26.5.8	Full Status Check	
26.6	Standard Serial I/O Mode	
26.6.1	ID Code Check Function	
26.7	Parallel I/O Mode	
26.7.1	ROM Code Protect Function	
26.8	Notes on Flash Memory	
26.8.1	CPU Rewrite Mode	
27. CR	C Calculator Function	
27.1	Overview	
27.2	Registers	
27.2.1	SFR Snoop Address Register (CRCSAR)	
27.2.2	CRC Control Register (CRCMR)	
27.2.3	CRC Data Register (CRCD)	
27.2.4	-	
27.3	Operation	
27.4	CRC Snoop	
27.5	Usage Method	
28. Ele	ctrical Characteristics	
28.1	Absolute Maximum Ratings	
28.2	Recommended Operating Conditions	
28.3	Peripheral Function Characteristics	
28.4	DC Characteristics	
28.5	AC Characteristics	
29. Usa	age Notes	
29.1	Notes on System Control	
29.1.1	Option Function Select Area Setting Examples	
29.2	Notes on Clock Generation Circuit	
29.2.1	Oscillation Stop Detection Function	
29.2.2	Oscillation Circuit Constants	
29.3	Notes on Power Control	
29.3.1		
29.3.2	Wait Mode	
29.4	Notes on Interrupts	
29.4.1	Reading Address 00000h	
29.4.2	SP Setting	
29.4.3	-	
29.4.4		
29.4.5		
29.5	Notes on DTC	
29.5.1	DTC Activation Source	
29.5.2		
29.5.3		
29.5.4	•	
29.5.5		

29.0	6	Notes on Timer RJ	. 699
29.7	7	Notes on Timer RB2	. 701
29.	8	Notes on Timer RC	. 703
2	9.8.1	TRCCNT Register	. 703
2	9.8.2	TRCCR1 Register	. 703
2	9.8.3	TRCSR Register	. 703
2	9.8.4	Count Source Switching	. 703
2	9.8.5	Input Capture Function	. 704
2	9.8.6	TRCMR Register in PWM2 Mode	. 704
2	9.8.7	Count Source fHOCO	. 704
2	9.8.8	Module Standby	. 704
2	9.8.9	Mode Switching	. 704
2	9.8.10	Input Capture Operation when Count is Stopped	. 704
29.9	9	Notes on Timer RE2	. 705
29.	10	Notes on Serial Interface (UART0)	. 706
29.	11	Notes on Serial Interface (UART2)	. 707
2	9.11.1	Common to All Operating Modes	. 707
2	9.11.2	Clock Synchronous Serial I/O Mode	. 707
2	9.11.3	Special Mode 1 (I <sup>2</sup> C Mode)	. 708
29.	12	Notes on Clock Synchronous Serial Interface	. 710
2	9.12.1	Notes on Synchronous Serial Communication Unit	. 710
2	9.12.2	Notes on I <sup>2</sup> C bus Interface	. 710
2	9.12.3	ICE Bit in SICR1 Register and SIRST Bit in SICR2 Register	. 710
29.	13	Notes on Hardware LIN	. 712
29.	14	Notes on A/D Converter	. 713
2	9.14.1	Notes on A/D Conversion	. 713
2	9.14.2	Clock Source Switching	. 713
2	9.14.3	Pin Handling	. 713
29.	15	Notes on Touch Sensor Control Unit	. 714
2	9.15.1	Address to Store Detection Data	. 714
2	9.15.2	Measurement Trigger	. 714
2	9.15.3	Charging Time	. 714
2	9.15.4	Switching Set Values	. 714
2	9.15.5	Restrictions on CHxB-CHxC Short Circuit Control	. 715
2	9.15.6	Touch Sensor Control Unit Module Standby	. 715
2	9.15.7	Touch Sensor Control Unit Initialization (TSCUINIT)	. 715
2	9.15.8	Restrictions on Clock Settings	. 715
2	9.15.9		
2	9.15.1	0 Restrictions on Stop Mode	. 716
2	9.15.1	1 Using Touch Sensor Control Unit with A/D Converter	. 716
29.	16	Notes on Flash Memory	. 717
2	9.16.1	CPU Rewrite Mode	. 717
30.	Note	es on On-Chip Debugger	721
31.	Note	es on Emulator Debugger	722
Anne	ndix '	I. Package Dimensions	723
			0

Appendix 2. Connection Examples between Serial Programmer and On-Chip Debugging Emulator	725
Appendix 3. Oscillation Evaluation Circuit Example	727
Index	728

# SFR Page Reference

Address	Register Name	Symbol	Page	Address	Register Name	Symbol	Page
00000h		Symbol	Faye	0003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	64
000001h				0003Ah	Voltage Monitor 2 Orean Control Register	11120	04
00001h				0003Ch			
00002h				0003Dh			
000004h	Processor Mode Register 0	PM0	34, 45	0003Eh			
00004h	Processor Mode Register 1	PM1	35	0003Eh			
00006h		1 1011		00031 h			
00000h	Protect Register	PRCR	36	00040h	Interrupt Control Register	FMRDYIC	132
00007h 00008h	System Clock Control Register 0	CM0	87,106	00041h		FININDTIC	132
00008h	System Clock Control Register 1	CM1	87,100	00042h			
		OCD					
0000Ah	Oscillation Stop Detection Register		89	00044h			
0000Bh	System Clock Control Register 3	CM3	90, 108	00045h		INTUO	
0000Ch	System Clock Control Register 4	CM4	91, 109	00046h	Interrupt Control Register	INT4IC	132
0000Dh				00047h	Interrupt Control Register	TRCIC_0	132
0000Eh				00048h			
0000Fh				00049h			
00010h	Clock Prescaler Reset Flag	CPSRF	91	0004Ah	Interrupt Control Register	TRE2IC	132
00011h				0004Bh	Interrupt Control Register	U2TIC	132
00012h	High-Speed On-Chip Oscillator Control Register 0	FRA0	92, 110	0004Ch	Interrupt Control Register	U2RIC	132
00013h				0004Dh	Interrupt Control Register	KUPIC	132
00014h	High-Speed On-Chip Oscillator Control Register 2	FRA2	93	0004Eh	Interrupt Control Register	ADIC	132
00015h				0004Fh	Interrupt Control Register	SSUIC_0/IICIC_0	132
00016h				00050h			
00017h				00051h	Interrupt Control Register	U0TIC_0	132
00018h				00052h	Interrupt Control Register	U0RIC_0	132
00019h				00053h	Interrupt Control Register	U0TIC_1	132
0001Ah				00054h	Interrupt Control Register	U0RIC_1	132
0001Bh				00055h	Interrupt Control Register	INT2IC	132
0001Ch				00056h	Interrupt Control Register	TRJIC_0	132
0001Dh				00057h			
0001Eh				00058h	Interrupt Control Register	TRB2IC_0	132
0001Fh				00059h	Interrupt Control Register	INT1IC	132
00020h	Reset Interrupt Select Register	RISR	75	0005Ah	Interrupt Control Register	INT3IC	132
00021h	Watchdog Timer Reset Register	WDTR	75	0005Bh			
00022h	Watchdog Timer Start Register	WDTS	76	0005Ch			
00023h	Watchdog Timer Control Register	WDTC	76	0005Dh	Interrupt Control Register	INTOIC	132
00024h	Count Source Protection Mode Register	CSPR	77	0005Eh	Interrupt Control Register	U2BCNIC	132
00025h	, ,			0005Fh			
00026h				00060h			
00027h				00061h			
00028h	Reset Source Determination Register	RSTFR	46	00062h			
00029h				00063h			
0002Ah				00064h			
00027th				00065h			
0002Bh	STBY VDC Power Control Register	SVDC	110	00066h		+	
0002Ch		3100	110	00067h		┨────┤	
0002Dh				00068h		┨────┤	
0002Eh				00069h		┨────┤	
0002Fn 00030h	Voltage Monitor Circuit Control Register	CMPA	59	00069h		<u> </u>	
	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register					<u> </u>	
00031h		VCAC	60	0006Bh		<u>↓</u>	
00032h	On-Chip Reference Voltage Control Register	OCVREFCR	541	0006Ch		┨────┤	
00033h	Voltage Detection Degistra 2	VCAD	60.64	0006Dh		┨────┤	
00034h	Voltage Detection Register 2	VCA2	60, 94	0006Eh		┨────┤	
00035h	Voltage Detection (1) 101 17		<u></u>	0006Fh		┨────┤	
00036h	Voltage Detection 1 Level Select Register	VD1LS	61	00070h		ļ	
00037h				00071h			
00038h	Voltage Monitor 0 Circuit Control Register	VW0C	62	00072h	Interrupt Control Register	VCMP1IC	132
	Voltage Monitor 1 Circuit Control Register	VW1C	63	00073h	Interrupt Control Register	VCMP2IC	132
00039h	Voltage Monitor - Onodit Control - Kegloter			00074h	i de la companya de l	1	
Note:							
Note:	not access the reserved areas.			00075h	Interrupt Control Register	TSCUIC	132
Note:				00075h 00076h	Interrupt Control Register	TSCUIC	132
Note:				00075h 00076h 00077h	Interrupt Control Register	TSCUIC	132
Note:				00075h 00076h	Interrupt Control Register		132

Address	Register Name	Symbol	Page	Address Register Name
0007Ah				000BAh
0007Bh				000BBh
0007Ch				000BCh
007Dh				000BDh
0007Eh				000BEh
0007Fh				000BFh
00080h	UART0_0 Transmit/Receive Mode Register	U0MR_0	377	000C0h UART2 Transmit/Receive Mode Registe
00081h	UART0_0 Bit Rate Register	U0BRG_0	378	000C1h UART2 Bit Rate Register
00082h	UART0_0 Transmit Buffer Register	U0TB_0	378	000C2h UART2 Transmit Buffer Register
00083h				000C3h
00084h	UART0_0 Transmit/Receive Control Register 0	U0C0_0	379	000C4h UART2 Transmit/Receive Control Regis
00085h	UART0_0 Transmit/Receive Control Register 1	U0C1_0	380	000C5h UART2 Transmit/Receive Control Regis
00086h	UART0_0 Receive Buffer Register	U0RB_0	381	000C6h UART2 Receive Buffer Register
00087h				000C7h
)0088h	UART0_0 Interrupt Flag and Enable Register	U0IR_0	382	000C8h UART2 Digital Filter Function Select Re
0089h				000C9h
008Ah				000CAh
008Bh				000CBh
008Ch	LIN_0 Special Function Register	LINCR2_0	524	000CCh
008Dh				000CDh
008Eh	LIN_0 Control Register	LINCT_0	524	000CEh
0008Fh	LIN_0 Status Register	LINST_0	525	000CFh
00090h	UART0_1 Transmit/Receive Mode Register	U0MR_1	377	000D0h UART2 Special Mode Register 5
0091h	UART0_1 Bit Rate Register	U0BRG_1	378	000D1h
)0092h	UART0_1 Transmit Buffer Register	U0TB_1	378	000D2h
00093h	1			000D3h
00094h	UART0_1 Transmit/Receive Control Register 0	U0C0_1	379	000D4h UART2 Special Mode Register 4
0095h	UART0_1 Transmit/Receive Control Register 1	U0C1_1	380	000D5h UART2 Special Mode Register 3
0096h	UART0_1 Receive Buffer Register	U0RB_1	381	000D6h UART2 Special Mode Register 2
0097h	1			000D7h UART2 Special Mode Register
00098h	UART0_1 Interrupt Flag and Enable Register	U0IR_1	382	000D8h
0099h				000D9h
009Ah				000DAh
0009Bh				000DBh
0009Ch				000DCh
0009Dh				000DDh
0009Eh				000DEh
)009Fh				000DFh
000A0h				000E0h I <sup>2</sup> C_0 Control Register
00A1h				000E1h SS_0 Bit Counter Register
000A2h				000E2h SI_0 Transmit Data Register
000A3h				000E3h
000A4h				000E4h SI_0 Receive Data Register
00A411				
00A5h				000E5h SI_0 Control Register 1
00A61				
00A7h				000E7h         SI_0 Control Register 2           000E8h         SI_0 Mode Register 1
00A8h				
				000E9h SI_0 Interrupt Enable Register
00AAh				000EAh SI_0 Status Register
00ABh				000EBh SI_0 Mode Register 2
00ACh				000ECh
00ADh				000EDh
00AEh				000EEh
00AFh				000EFh
00B0h				000F0h
00B1h				000F1h
00B2h				000F2h
00B3h				000F3h
000B4h				000F4h
00B5h				000F5h
000B6h				000F6h
000B7h				000F7h
000B8h				000F8h

CEh			
CFh			
D0h	UART2 Special Mode Register 5	U2SMR5	409
D1h			
D2h			
D3h			
D4h	UART2 Special Mode Register 4	U2SMR4	410
D5h	UART2 Special Mode Register 3	U2SMR3	411
D6h	UART2 Special Mode Register 2	U2SMR2	412
D7h	UART2 Special Mode Register	U2SMR	413
D8h			
D9h			
DAh			
DBh			
DCh			
DDh			
DEh			
DFh			
E0h	I <sup>2</sup> C_0 Control Register	IICCR_0	459
E1h	SS_0 Bit Counter Register	SSBR_0	460
E2h	SI_0 Transmit Data Register	SITDR_0	461
E3h			
E4h	SI_0 Receive Data Register	SIRDR_0	461
E5h			
E6h	SI_0 Control Register 1	SICR1_0	462
E7h	SI_0 Control Register 2	SICR2_0	464
E8h	SI_0 Mode Register 1	SIMR1_0	466
E9h	SI_0 Interrupt Enable Register	SIER_0	468
EAh	SI_0 Status Register	SISR_0	470
EBh	SI_0 Mode Register 2	SIMR2_0	472
ECh			
EDh			
EEh			
EFh			
F0h			
F1h			
F2h			
F3h			
F4h			
F5h			
F6h			
F7h			
F8h			
F9h			

Symbol

U2MR

U2BRG

U2TB

U2C0 U2C1

U2RB

U2RXDF

Page

403

403

404

405 406

407

408

Address	Register Name	Sumbol	Page
000FAh	Register Name	Symbol	Page
000FAn			
000FCh			
000FDh			
000FEh			
000FFh			
00100h			
00101h			
00102h			
00103h			
00104h			
00105h			
00106h			
00107h			
00108h			
00109h			
0010Ah			
0010Bh			
0010Ch			
0010Ch			
0010Dh			
0010Eh			
0010Fh 00110h	Timer RJ_0 Counter Register	TRJ_0	228
	Timer RJ_0 Counter Register	TKJ_0	228
00111h	Timer DL & Central Danistan		000
00112h	Timer RJ_0 Control Register	TRJCR_0	229
00113h	Timer RJ_0 I/O Control Register	TRJIOC_0	230
00114h	Timer RJ_0 Mode Register	TRJMR_0	232
00115h	Timer RJ_0 Event Pin Select Register	TRJISR_0	233
00116h			
00117h			
00118h			
00119h			
0011Ah			
0011Bh			
0011Ch			
0011Dh			
0011Eh			
0011Fh			
00120h			
00121h			
00122h			
00123h			
00120h			
00125h			
00125h			
00120h			
00127h			
00128h			
0012Ah			
0012Bh			
0012Ch			
0012Dh			
0012Eh			
0012Fh			
00130h	Timer RB2_0 Control Register	TRBCR_0	247
00131h	Timer RB2_0 One-Shot Control Register	TRBOCR_0	248
00132h	Timer RB2_0 I/O Control Register	TRBIOC_0	249
00133h	Timer RB2_0 Mode Register	TRBMR_0	250
00134h	Timer RB2_0 Prescaler Register	TRBPRE_0	251
00135h	Timer RB2_0 Primary Register	TRBPR_0	252
00136h	Timer RB2_0 Secondary Register	TRBSC_0	253
00137h	Timer RB2_0 Interrupt Request Register	TRBIR_0	254
00138h	Timer RC_0 Counter	TRCCNT_0	280
00139h			
Note:			

Address	Register Name	Symbol	Page
0013Ah	Timer RC_0 General Register A	TRCGRA 0	281
0013Bh		inteena (_e	201
0013Ch	Timer RC_0 General Register B	TRCGRB_0	281
0013Dh			
0013Eh	Timer RC_0 General Register C	TRCGRC_0	281
0013Fh	_ 0	_	
00140h	Timer RC_0 General Register D	TRCGRD_0	281
00141h	_ 0	_	
00142h	Timer RC_0 Mode Register	TRCMR_0	282
00143h	Timer RC_0 Control Register 1	TRCCR1_0	283
00144h	Timer RC_0 Interrupt Enable Register	TRCIER_0	284
00145h	Timer RC_0 Status Register	TRCSR_0	285
00146h	Timer RC_0 I/O Control Register 0	TRCIOR0_0	286
00147h	Timer RC_0 I/O Control Register 1	TRCIOR1_0	287
00148h	Timer RC_0 Control Register 2	TRCCR2_0	288
00149h	Timer RC_0 Digital Filter Function Select	TRCDF_0	289
	Register		
0014Ah	Timer RC_0 Output Enable Register	TRCOER_0	290
0014Bh	Timer RC_0 A/D Conversion Trigger Control	TRCADCR_0	291
	Register		
0014Ch	Timer RC_0 Output Waveform Manipulation	TRCOPR_0	292
001405	Register		202
0014Dh	Timer RC_0 ELC Cooperation Control Register	TRCELCCR_0	293
0014Eh			
0014Eh			1
00150h			
00151h		1	1
00152h			
00153h			
00154h			
00155h			
00156h			
00157h			
00158h			
00159h			
0015Ah			
0015Bh			
0015Ch			
0015Dh			
0015Eh			
0015Fh			
00160h			
00161h			
			-
00162h 00163h			-
00163h			
00164h			+
00165h 00166h			
00166n			+
00167h			+
00169h			+
00169h			+
0016Bh			
0016Ch			+
0016Dh			
0016Eh			1
0016Eh			
00170h	Timer RE2 Counter Data Register	TRESEC	328, 329
	Timer RE2 Second Data Register		
00171h	Timer RE2 Compare Data Register	TREMIN	330
	Timer RE2 Minute Data Register		
00172h	Timer RE2 Hour Data Register	TREHR	331
00173h	Timer RE2 Day-of-the-Week Data Register	TREWK	332
00174h	Timer RE2 Day Data Register	TREDY	333
00175h	Timer RE2 Month Data Register	TREMON	334
	Timer RE2 Year Data Register	TREYR	335
00176h	-	1	
	Timer RE2 Control Register	TRECR	336, 339
00176h	Timer RE2 Control Register Timer RE2 Count Source Select Register	TRECR TRECSR	336, 339 340, 341

50795         Three FL2 harange Leader Register         TPEER         346, 347           50710         Time FL2 harange Leader Register         TPEARR         346           50110         Time FL2 harange Leader Register         TPEARR         346           50110         And Register	Address	Register Name	Symbol	Page	Address	Register Name	Symbol	Page
00070Target Alam fue RegiserTEAM030100001Market Alam Bus-columned Regiser1700001700000170000001700000017000000170000001700000017000000170000001700000017000000170000001700000017000000170000001700000017000000170000001700000001700000017000000017000000000000000000000000000000000000	0017Ah	Timer RE2 Interrupt Flag Register	TREIFR	343, 345	0023Ah	Module Standby Control Register 2	MSTCR2	112
00070Three FL2 Aroam Lay derived registerTEX-MR3030033And and and and and and and and and and a	0017Bh	Timer RE2 Interrupt Enable Register	TREIER	346, 347	0023Bh	Module Standby Control Register 3	MSTCR3	112
00175Turne REZ Aum 09.04169/W04.ReguerTREAW(93100281Anderson (000176Turne REZ Protoc ReguerREPRC351,32200284Anderson (Anderson ( <td< td=""><td>0017Ch</td><td>Timer RE2 Alarm Minute Register</td><td>TREAMN</td><td>348</td><td>0023Ch</td><td>Module Standby Control Register 4</td><td>MSTCR4</td><td>113</td></td<>	0017Ch	Timer RE2 Alarm Minute Register	TREAMN	348	0023Ch	Module Standby Control Register 4	MSTCR4	113
00179 0Thereff E2 Prenet RegisterTEEPRC00.200 00.00000.	0017Dh	Timer RE2 Alarm Hour Register	TREAHR	349	0023Dh			
Difflem         Difflem <t< td=""><td>0017Eh</td><td>Timer RE2 Alarm Day-of-the-Week Register</td><td>TREAWK</td><td>350</td><td>0023Eh</td><td></td><td></td><td></td></t<>	0017Eh	Timer RE2 Alarm Day-of-the-Week Register	TREAWK	350	0023Eh			
0         0	0017Fh	Timer RE2 Protect Register	TREPRC	351, 352	0023Fh			
multiple	00180h				00240h			
00000 horse         ADD         942           00000 horse         AD         942 </td <td></td> <td></td> <td></td> <td></td> <td>00241h</td> <td></td> <td></td> <td></td>					00241h			
Docum         And         And         And         And         And         And           Docum         And         And </td <td></td> <td></td> <td></td> <td></td> <td>00242h</td> <td></td> <td></td> <td></td>					00242h			
Constant         AD Projector 1         AD Projector		A/D Register 0	AD0	542	00243h			
Bootom         Control         Control <th< td=""><td></td><td></td><td></td><td></td><td>00244h</td><td></td><td></td><td></td></th<>					00244h			
0000ml         AD Register 2         AD2         642           0000ml         AD Register 3         AD3         942           0000ml         AD Register 4         AD4         642           0000ml         AD Register 7         AD7         542           0000ml         AD Register 4         ADA00         543           0001ml         AD Control Register 4         ADCO1         543           0001ml         AD Control Register 4         ADCO1         543           0001ml         AD Co		A/D Register 1	AD1	542	00245h			
00000h         AD a         642           00000h         AD agatar a         AD a           00010h         AD agatar a         AD A           00110h         Control Register 7         AD A           00110h         Control Register 7         AD A           00110h         Control Register 7         AD A           00110h         AD A         <			100	5.40	00246h			
00000h         AD Register 3         AD3         542           00001h         AD Register 4         AD4         542           00001h         AD Register 4         AD4         542           00001h         AD Seguster 5         AD5         542           00001h         AD5         542         00025h         100025h         10000		A/D Register 2	AD2	542	00247h			
000071         AD Register 4         AD 4         542           000001         AD Register 5         600         600         600           000001         AD Register 5         600         600         600         600           000001         AD Register 5         600         60			100	540	00248h			
02020h         AD Register 4         AD 4         542           02020h         02020h         02020h         02020h           02020h         AD Register 5         AD 5         542           02020h         AD Register 4         AD 6         542           02020h         AD Register 7         AD 7         542           02020h         Control Register 7         AD 7         542           02021h         AD Register 7         AD 7         542           02021h         Control Register 4         FST         626           02021h         Control Register 4         ADMOD         543           02021h         AD Ingu Banch Register         ADMOD         543           02021h         AD Control Register 1         FMR1         632           02021h         AD Control Register 1         ADMOD         543           021h         AD Control Register 1         ADRO ADMOR         543           021h         AD Control Register 1         ADRO ADMOR<		A/D Register 3	AD3	542	00249h			
Docume         Construction		A/D Desister 4	404	540	0024Ah			
Dot2004 Dot2005         AD 5         642           Dot20260         AD 6         542           Dot20261         AD 7         542           Dot20261         AD 7         542           Dot20261         AD 7         542           Dot2017         AD 7         542           Dot217         Concept         Filth Memory Status Register         FST           Dot217         Concept         Filth Memory Status Register         FST         602           Dot217         Concept         Filth Memory Status Register         FMR1         632           Dot217         Concept         Filth Memory Control Register 1         FMR1         632           Dot217         AD Control Register 1         ADCON         543         00256         Filth Memory Control Register 1         FMR1         632           Dot216         AD Control Register 1         ADCON         544         00256         Control Register 3         FMR1         632           Dot216         AD Control Register 1         ADCON         544         00256         Control Register 4         ADR0         137           Dot216         AD Control Register 1         ADCON         544         00256         Control Register 4         ADR0		A/D Register 4	AD4	542	0024Bh			
Docode Decode			105	540				
02020h         AD Register 6         AD6         542           02020h         AD7         542           02021h         AD7         542           02021h         AD7         542           02021h         Commentation of the second secon		A/D Register 5	AD5	542	0024Dh			
Document         Description         Description <thdescription< th=""> <thdescription< th=""> <t< td=""><td></td><td>A/D Bagistor 6</td><td>ADE</td><td>E 40</td><td></td><td></td><td></td><td></td></t<></thdescription<></thdescription<>		A/D Bagistor 6	ADE	E 40				
1020EFn         AD Register 7         AD 7         542           0200Fn         Colored Sector 1         Colored Sector 1         553           00217h         Colored Sector 1         FMR 1         525           00217h         Colored Sector 1         FMR 1         533           00217h         AD Mode Register 1         ADNOD         543           00217h         AD Mode Register 0         ADNOD         543           00217h         AD Control Register 1         ADNOD         543           00217h         AD Control Register 1         ADCON0         543           00217h         AD Control Register 3         ADNOEL         544           00217h         AD Control Register 3         ADNOEN         545           00217h         AD Control Register 3         ADNOEN         546           00217h         AD Control Register 3         ADNOEN         546           00217h         Control Register 3         Control Register 3         Control Register 3           00217h         Control Register 3         Control Register 3         Control Register 3           00217h         Control Register 3         Control Register 3         Control Register 3         Control Register 3           00225h         Control Reg		A/D REGISTER D	ADb	542				
0020Fn		A/D Desister 7	407	E 40	00250h			
102210         Color         F31         Color           02211         Color         F34         Color           02212         Color         F14         Color           02214         AD         Color         F14         Color           02214         AD         Mode Register         ADMOD         543           02215         AD         Input Seter Register         ADMOD         543           02216         AD Control Register 0         ADCON         543           02218         AD Control Register 1         ADCON         545           02219         Control Register 1         ADCON         545           02218         Control Register 1         ADCON         545           02216         Control Register 1         ADCON         545           02221         Control Register 1         ADROL         137           022216         Control Register 1 <td< td=""><td></td><td>AU REGISTER /</td><td>AD7</td><td>542</td><td>00251h</td><td></td><td></td><td></td></td<>		AU REGISTER /	AD7	542	00251h			
1022111         Indexist					00252h	Flash Memory Status Register	FST	626
102210         Colored Register         Field Memory Control Register 1         Field Memory Control Register 2         Field Memory Control Register 3         Field Memory Control Register 2         Field Memory Control Register 3         Field					00253h			
10223h         000000000000000000000000000000000000					00254h		FMR0	629
Orozah 0021h 0022h					00255h	Flash Memory Control Register 1	FMR1	632
00215h         A/D Input Select Register         ADINEEL         544           00216h         A/D Control Register 0         ADCON0         545           00217h         A/D Control Register 1         ADCON1         546           00218h         Control Register 1         ADCON1         546           00219h         Control Register 1         Control Register 1         Control Register 1           00210h         Control Register 1         Control Register 1         Control Register 1           00221h         Control Register 1         Control Register 1         Control Register 1           00222h         Control Register 0         INTCMP         565           0022ch         Control Register 0         INTEN         Control Register 1         Control Register 1           0022ch         Control Register 0         INTEN         Control Register 1         Control Register 1           0022ch         Control Register 0         INTEN         Control Register 1         Control Register 1           0022ch         Control Register			10100	5.40	00256h	Flash Memory Control Register 2	FMR2	634
10026b         ADC Control Register 0         ADCON0         545           00217h         ADC Control Register 1         ADCON1         546           00218h         Control Register 1         ADCON1         546           00219h         Control Register 1         Control Register 1         Control Register 1           00214h         Control Register 1         Control Register 1         Control Register 1           00217h         Control Register 1         Control Register 2         Control Register 2           00217h         Control Register 3         Control Register 3         Control Register 3           00217h         Control Register 4         Control Register 3         Control Register 3         Control Register 3           00217h         Control Register 4         Control Register 4         Control Register 4         Control Register 4           00221h         Control Register 4		-			00257h			
10227h         A/D Control Register 1         ADCON1         546           00218h         0025h         0025bh         0025bh           00210h         0025ch         0025ch         0025ch           00211h         0025ch         0025ch         0025ch           00221ch         0025ch         0025ch         0025ch           00221ch         0025ch         0025ch         0025ch           00221ch         0025ch         0025ch         0025ch           00221ch         0025ch         0025ch         0025ch           00222h         0022ch         Address Match Interrupt Address OH Register         AIADR0H         137           00222h         0022ch         Address Match Interrupt Address 1H Register         AIADR1L         137           0022ah         0022ah         0026bh         Address Match Interrupt Address 1H Register         AIADR1L         137           0022ah         0022bh         Address Match Interrupt Address 1H Register         AIADR1L         137           0022bh         0022bh         Address Match Interrupt Address 1H Register         AIADR1L         137           0022bh         0022bh         0026bh         0026bh         0026bh         0026bh         0026bh         0026bh         0					00258h			
00218h         0025h         0025ch         0025ch           00212h         0025ch         0025ch         0025ch           00212h         0025ch         0025ch         0025ch           00212h         0025ch         0025ch         0025ch           00212h         0025ch         0025ch         0025ch           0021ch         0025ch         0025ch         0025ch           00222h         0022ch         0025ch         10026ch           00222h         0022ch         0022ch         137           0022ah         0022ch         137           0022ah         0022ch         137           0022ah         0026ch         Address Match Interrupt Address 14 Register         AIADR1L         137           0022ah         0022ah         0026ch         Address Match Interrupt Address 14 Register         AIADR1L         137           0022ah         0022ah         0026ch         0026ch         0026ch         0026ch         0026ch           0022ah         0022ah         0026ch         0026ch         0026ch         0026ch         0026ch           0022ah         0022ch         0026ch         0026ch         0026ch         0026ch         0026ch         0026ch					00259h			
00219h         00238h         00256h         00256h           00210h         00256h         00256h         00256h           00211h         0026h         00256h         00256h           00211h         0026h         Address Match Interrupt Address OL Register         AIADROL         137           00221h         0026h         Address Match Interrupt Address OL Register         AIADROL         137           00221h         0026h         Address Match Interrupt Address OL Register         AIADROL         137           00222h         0022h         0026h         Address Match Interrupt Address IL Register         AIADROL         137           00222h         0022h         0026h         Address Match Interrupt Address IL Register         AIADROL         137           00222h         0022h         0026h         Address Match Interrupt Address IL Register         AIADROL         137           00222h         0022h         0026h         Address Match Interrupt Address IL Register         AIADROL         137           00222h         0022h         0026h         0026h         0026h         0026h         0026h           00222h         0022h         0027h         0026h         0026h         0026h         0027h           00222h		A/D Control Register 1	ADCON1	546	0025Ah			
0021Ah         00250h         00256h         00256h           0021Ch         00256h         00256h         00256h           0021Ch         00256h         00256h         00256h           0021Ch         00256h         00256h         00256h           0021Ch         00256h         00256h         00256h           0021Fh         00250h         0026h         Address Match Interrupt Address 0H Register         AIADR0H         137           00222h         00224h         0026h         Address Match Interrupt Address 1H Register         AIADR1H         137           00222h         0026h         Address Match Interrupt Address 1H Register         AIADR1H         137           0022bh         0026h         Address Match Interrupt Address 1H Register         AIADR1H         137           0022bh         0022bh         0026h         Address Match Interrupt Address 1H Register         AIADR1H         137           0022bh         0022bh         0026h         0026h         0026h         0026h           0022bh         0022bh         0026h         0026h         0026h         0026h           0022bh         0022bh         0026h         0026h         0026h         0026h         0027h           00222h					0025Bh			
0021Bh         0021Ch         0022Ch         0022Ch         0022Ch         0022Ch         0022Ch         Address Match Interrupt Address IH Register         AIADR1L         137           00222h         00222h         0022Ch         0022Ch         Address Match Interrupt Address IH Register         AIADR1L         137           00222h         0022bh					0025Ch			
0021Ch         0023Ch         0023Ch<					0025Dh			
0021Dh         0021Fh         0022Fh         0027Fh         0027Fh<					0025Eh			
0021Eh         0022h         0022h <t< td=""><td></td><td></td><td></td><td></td><td>0025Fh</td><td></td><td></td><td></td></t<>					0025Fh			
0021Fh         0022h         137           0022bh         0022bh         0022bh         0022bh         0022bh         137         0022bh         137           0022bh         0022bh         0022bh         0022bh         137         0022bh         137           0022bh         0022bh         002b         Address Match Interrupt Enable 0 Register         AIADR1L         137           0022bh         0022bh         002b         Address Match Interrupt Enable 1 Register         AIADR1H         137           0022bh         0022bh         002b         Address Match Interrupt Enable 1 Register         AIADR1H         137           0022bh         0022bh         002b         002b <td></td> <td></td> <td></td> <td></td> <td>00260h</td> <td>Address Match Interrupt Address 0L Register</td> <td>AIADR0L</td> <td>137</td>					00260h	Address Match Interrupt Address 0L Register	AIADR0L	137
00220h         00220h         00221h         00231h         00231h         00231h         Address Match Interrupt Enable O Register         AIADN1H         137           00221h         0023h         Address Match Interrupt Enable O Register         AIADN1H         137           00223h         00268h         00268h         Address Match Interrupt Enable O Register         AIADN1H         137           00223h         00268h         00268h         Address Match Interrupt Enable O Register         AIADN1H         137           00225h         0026h         Address Match Interrupt Enable O Register         AIADN1H         137           00226h         0026h         0026h         Address Match Interrupt Enable O Register         AIADN1H         137           00226h         0026h         0026h         0026h         0026h         0026h         0026h           00228h         00228h         0026h         0027h					00261h			
Ouz21h         Ouz22h         Address Match Interrupt Address 1L Register         AIADR1L         137           00222h         0024h         Address Match Interrupt Address 1L Register         AIADR1L         137           0022h         0026h         0026h         Address Match Interrupt Address 1L Register         AIADR1L         137           0022bh         0022bh         0026h         Address Match Interrupt Address 1H Register         AIADR1L         137           0022bh         0026h         0026h         Address Match Interrupt Address 1H Register         AIADR1L         137           0022bh         0022bh         0026h         0027h					00262h	Address Match Interrupt Address 0H Register	AIADR0H	137
Ouz22h         Ouz23h         Ouz23h<					00263h	Address Match Interrupt Enable 0 Register	AIEN0	137
00223h         Image: Constraint of the second					00264h	Address Match Interrupt Address 1L Register	AIADR1L	137
Ouzekh         Audress Match Interrupt Rubless in Register         AlkDK Int         137           00225h         0027h         0026h         Address Match Interrupt Enable 1 Register         AlkEN1         137           00226h         0027h         0026h         0026h         Comparator B Control Register 0         INTCMP         565           00228h         0026h         0026h         0026h         0026h         0026h           00228h         00226h         0026h         0026h         0026h         0026h           00228h         0026h         0027h         0027					00265h			
Ou225h         Alexi 1           00225h					00266h	Address Match Interrupt Address 1H Register	AIADR1H	137
00226h         00227h         0026h         0026h           00228h         Comparator B Control Register 0         INTCMP         565           00228h         0026h         0026h         0026h           00228h         0026h         0026h         0026h           00228h         0026h         0026h         0026h           00228h         0026h         0026h         0026h           00220h         0026h         0026h         0026h           00220h         0027h         0027h         0027h           00221h         0027h         0027h         0027h           00222h         0027h         0027h         0027h           00227h         0027h         0027h         0027h           00227h         0027h         0027h         0027h           00231h         External Input Enable Register 0         INTF         133           00233h         INT Input Filter Select Register 1         INTF         135           00235h         0023h         INT Input Filter Select Register         INTF           00238h         Module Standby Control Register         MSTCR0         111           00238h         Module Standby Control Register 1         MSTCR1         111 </td <td></td> <td></td> <td></td> <td></td> <td>00267h</td> <td>Address Match Interrupt Enable 1 Register</td> <td>AIEN1</td> <td>137</td>					00267h	Address Match Interrupt Enable 1 Register	AIEN1	137
00227h         00228h         Comparator B Control Register 0         INTCMP         565           00228h         0026h         0026h         0026h           00228h         0026h         0026Ch         0026Ch           00222h         0022Ch         0026Ch         0026Ch         0026Ch           00222h         0022Ch         0022Ch         0022Fh         00270h         00270h           00222h         00230h         External Input Enable Register 0         INTEN1         133           00231h         External Input Enable Register 1         INTEN1         134           00235h         INT Input Filter Select Register 1         INTF1         135           00235h         INT Input Filter Select Register         INTPOL         136           00237h         00277h         00277h         00277h           00238h         Module Standby Control Register 1         MSTCR0         111           00270h         0027Ch         0027Ah         0027Ah           00238h         Module Standby Control Register 1         MSTCR0         111           00270h         0027Ch         0027Ch         0027Ch           0027Ah         0027Ch         0027Ch         0027Ch           0027Ch					00268h			
00228h         Comparator B Control Register 0         INTCMP         565           00229h         0026h         0026bh           00228h         0026ch         0026bh           0022bh         0026ch         0026ch           0022bh         0026bh         0026bh           0022bh         00270h         00270h           0022bh         INTEN         133           00230h         External Input Enable Register 0         INTF           100234h         INT Input Filter Select Register 1         INTF           00235h         00276h         00276h           00235h         00276h         00276h           00235h         00276h         00277h           00236h         Key Input Interrupt Enable Register         INTFOL           00238h         Module Standby Control Register 1         MSTCR0           00237h         0027Ah         0027Ah           0027Ah         0027Ah         0027Ah           0027Ah         0027Ah         0027Ah<					00269h			
00229h         0028h         0026h         0026h           00220h         00220h         0026h         0026h           00220h         0026h         0026h         0026h           00220h         00270h         0027h         0027h           00221h         0027h         0027h         0027h           00230h         External Input Enable Register 0         INTEN         133           00231h         External Input Filter Select Register 0         INTF         135           00233h         INT Input Filter Select Register 1         INTF1         135           00233h         INT Input Filter Select Register 1         INTF1         136           00233h         INT Input Filter Select Register 1         INTF1         136           00233h         INT Input Filter Select Register 1         INTF0L         136           00233h         INT Input Filter Select Register 1         INTF0L         136           00233h         Module Standby Control Register 0         MSTCR0         111           00278h         0027h         0027h         0027h           0027h         0027h         0027h         0027h           0027h         0027h         0027h         0027h           00237h			IN ITOM IS		0026Ah			
0022Ah		Comparator B Control Register 0	INTCMP	565	0026Bh			
0022Bh					0026Ch			
0022Ch         0022Dh         0026Fh         0026Fh           0022Eh         00270h         00270h           0022Fh         00270h         00270h           00230h         External Input Enable Register 0         INTEN         133           00231h         External Input Enable Register 1         INTEN         133           00232h         INT Input Filter Select Register 0         INTF         135           00236h         INT Input Filter Select Register 1         INTF1         136           00237h         00277h         00277h         00276h           00237h         00277h         00277h         00277h           00237h         00277h         00277h         00277h           00237h         00277h         00277h         00277h           00237h         00277h         00277h         00277h           00237h         00277h         00277h         00278h           00237h         0027Ah         0027Ah         0027Ah           0027Ah         0027Ah         0027Ah         0027Ah           0027Ah         0027Ah         0027Ah         0027Ah           0027Ah         0027Ah         0027Ah         0027Ah           0027Ah         0					0026Dh			[
0022Dh					0026Eh			
0022Eh					0026Fh			
0022Fh         0027h         0027h           00230h         External Input Enable Register 0         INTEN         133           00231h         External Input Enable Register 1         INTEN         133           00232h         INT Input Filter Select Register 0         INTF         135           00233h         INT Input Filter Select Register 1         INTF1         135           00234h         INT Input Filter Select Register 1         INTF1         135           00235h         00276h         00277h         00276h           00236h         Key Input Interrupt Enable Register         KIEN         136           00237h         00278h         00278h         00278h           00238h         Module Standby Control Register 0         MSTCR0         111           00278h         00277h         00278h         00278h           00279h         00278h         00278h         00278h           00239h         Module Standby Control Register 1         MSTCR0         111           00278h         00270h         00270h         00270h           00270h         00270h         00270h         00270h					00270h			[
00230h         External Input Enable Register 0         INTEN         133           00231h         External Input Enable Register 1         INTEN         133           00232h         INT Input Filter Select Register 0         INTF         135           00233h         INT Input Filter Select Register 1         INTF1         135           00234h         INT Input Filter Select Register 1         INTF1         135           00235h         INT Input Polarity Switch Register         INTPOL         136           00237h         00277h         00277h         00277h           00237h         00277h         00277h         0027h           00237h         00278h         00277h         0027h           00239h         Module Standby Control Register 0         MSTCR0         111           00278h         0027Ch         0027Bh         0027Ch           0027Bh         0027Dh         0027Ch         0027Ch           0027Dh         0027Dh         0027Ch         0027Ch					00271h			
00231h         External Input Enable Register 1         INTEN1         134           00232h         INT Input Filter Select Register 0         INTF         135           00233h         INT Input Filter Select Register 1         INTF1         135           00234h         INT Input Filter Select Register 1         INTF1         135           00235h         INT Input Polarity Switch Register         INTPOL         136           00236h         Key Input Interrupt Enable Register         KIEN         136           00237h         00278h         00279h         00279h           00239h         Module Standby Control Register 0         MSTCR0         111           00278h         0027Ch         0027Rh         0027Rh           00278h         00278h         00277h         00278h           00239h         Module Standby Control Register 1         MSTCR0         111           00278h         0027Ch         0027Bh         0027Ch           0027Dh         0027Dh         0027Ch         0027Ch					00272h			
00232h         INT Input Filter Select Register 0         INTF         135           00233h         INT Input Filter Select Register 1         INTF 1         135           00234h         INT Input Filter Select Register 1         INTF 1         135           00234h         INT Input Polarity Switch Register         INTPOL         136           00235h         00276h         00277h           00236h         Key Input Interrupt Enable Register         KIEN         136           00237h         00279h         0027h           00238h         Module Standby Control Register 0         MSTCR0         111           00278h         0027Ch         0027Ch           0027Dh         0027Dh         0027Ch		•			00273h			
00233h         INT Input Filter Select Register 1         INTF1         135           00234h         INT Input Polarity Switch Register         INTPOL         136           00235h         00277h         00277h           00236h         Key Input Interrupt Enable Register         KIEN         136           00237h         0027Ah         0027Ah           00238h         Module Standby Control Register 0         MSTCR0         111           00239h         Module Standby Control Register 1         MSTCR1         111           Note:         0027Ch         0027Dh         0027Ch           1. Do not access the reserved areas.         0027Eh         0027Eh         0027Ch					00274h		1	l
00234h         INT Input Polarity Switch Register         INTPOL         136         00270h         00277h           00235h         00277h         00278h         00278h         00278h         00278h           00237h         00237h         0027Ah         0027Ah         0027Ah         0027Ah           00239h         Module Standby Control Register 0         MSTCR0         111         0027Bh         0027Ch         <					00275h		1	
00235h         0027h         00278h         00278h           00237h         0027Ah         0027Ah         0027Ah           00238h         Module Standby Control Register 0         MSTCR0         111         0027Ah         0027Ah           00239h         Module Standby Control Register 1         MSTCR1         111         0027Ch         0027Dh           Note:         1. Do not access the reserved areas.         0027Eh         0027Eh         0027Dh					00276h			
00235h         Column 2         Column 2 <thcolumn 2<="" th="">         Column 2         <t< td=""><td></td><td>INT Input Polarity Switch Register</td><td>INTPOL</td><td>136</td><td></td><td></td><td></td><td>1</td></t<></thcolumn>		INT Input Polarity Switch Register	INTPOL	136				1
00236h         Key Input Interrupt Enable Register         KIEN         136         00279h         00279h         00279h         00279h         00279h         00270h         00270h<								1
00237h         00237h         0027Ah         0027Ah         0027Ah           00238h         Module Standby Control Register 0         MSTCR0         111         0027Bh         0027Bh         0027Ch         0027Ch         0027Ch         0027Ch         0027Dh		Key Input Interrupt Enable Register	KIEN	136				t
00238h         Module Standby Control Register 0         MSTCR0         111         0027Bh         0027Bh         0027Bh         0027Ch         0027Ch         0027Ch         0027Ch         0027Dh         0027Dh         0027Dh         0027Ch         0027Dh         0027Ch         0027Dh         0027Ch         0027Dh         0027Dh<							1	<u> </u>
00239h         Module Standby Control Register 1         MSTCR1         111         0027Ch         0027Dh         0027Dh<				111			1	<u> </u>
Note:         0027Dh            1. Do not access the reserved areas.         0027Eh	00239h	Module Standby Control Register 1	MSTCR1	111			1	<u> </u>
1. Do not access the reserved areas.	Note:						1	<u> </u>
	1. Do n	not access the reserved areas.					1	<u> </u>
1 0027Fh 1					0027Eh			t

Address	Register Name	Symbol	Page	Address	Register Name	Symbol	Page
00280h	DTC Activation Control Register	DTCTL	167	002C0h	Pull-Up Control Register 0	PUR0	213
00281h		5.012		002C1h	Pull-Up Control Register 1	PUR1	213
00282h				002C2h	Pull-Up Control Register 2	PUR2	214
00283h				002C3h			
00284h				002C4h			
00285h				002C5h			
00286h				002C6h			
00287h				002C7h			
00288h	DTC Activation Enable Register 0	DTCEN0	168	002C8h	Port P1 Drive Capacity Control Register	P1DRR	215
00289h	DTC Activation Enable Register 1	DTCEN1	168	002C9h	Port P2 Drive Capacity Control Register	P2DRR	215
0028Ah	DTC Activation Enable Register 2	DTCEN2	168	002CAh			
0028Bh	DTC Activation Enable Register 3	DTCEN3	168	002CBh			
0028Ch				002CCh	Drive Capacity Control Register 0	DRR0	216
0028Dh	DTC Activation Enable Register 5	DTCEN5	168	002CDh	Drive Capacity Control Register 1	DRR1	217
0028Eh	DTC Activation Enable Register 6	DTCEN6	168	002CEh	Drive Capacity Control Register 2	DRR2	218
0028Fh				002CFh			
00290h	SFR Snoop Address Register	CRCSAR	664	002D0h	Input Threshold Control Register 0	VLT0	219
00291h				002D1h	Input Threshold Control Register 1	VLT1	220
00292h	CRC Control Register	CRCMR	665	002D2h	Input Threshold Control Register 2	VLT2	221
00293h				002D3h			
00294h	CRC Data Register	CRCD	666	002D4h			
00295h				002D5h			
00296h	CRC Input Register	CRCIN	666	002D6h			
00297h				002D7h			
00298h				002D8h			
00299h				002D9h			
0029Ah				002DAh			
0029Bh				002DBh			
0029Ch				002DCh			
0029Dh				002DDh			
0029Eh				002DEh			
0029Fh				002DFh			
002A0h	Timer RJ_0 Pin Select Register	TRJ_0SR	201	002E0h	Port P0 Register	PORT0	222
002A1h				002E1h	Port P1 Register	PORT1	222
002A2h				002E2h	Port P0 Direction Register	PD0	223
002A3h				002E3h	Port P1 Direction Register	PD1	223
002A4h				002E4h	Port P2 Register	PORT2	222
002A5h	Timer RCCLK Pin Select Register	TRCCLKSR	202	002E5h	Port P3 Register	PORT3	222
002A6h	Timer RC_0 Pin Select Register 0	TRC_0SR0	203	002E6h	Port P2 Direction Register	PD2	223
002A7h	Timer RC_0 Pin Select Register 1	TRC_0SR1	204	002E7h	Port P3 Direction Register	PD3	223
002A8h				002E8h	Port P4 Register	PORT4	222
002A9h				002E9h	Port P5 Register	PORT5	222
002AAh				002EAh	Port P4 Direction Register	PD4	223
002ABh				002EBh	Port P5 Direction Register	PD5	223
002ACh				002ECh	Port P6 Register	PORT6	222
002ADh	Timer Pin Select Register	TIMSR	205	002EDh			1
002AEh	UART0_0 Pin Select Register	U_0SR	206	002EEh	Port P6 Direction Register	PD6	223
002AFh	UART0_1 Pin Select Register	U_1SR	207	002EFh			1
002B0h	-			002F0h	Port P8 Register	PORT8	222
002B1h				002F1h	-		1
002B2h	UART2 Pin Select Register 0	U2SR0	208	002F2h	Port P8 Direction Register	PD8	223
002B3h	UART2 Pin Select Register 1	U2SR1	209	002F3h			1
002B4h	-			002F4h			1
002B5h				002F5h			1
002B6h	INT Interrupt Input Pin Select Register 0	INTSR0	138, 210	002F6h			1
002B7h	· · · · · · · · · · · · · · · · · · ·			002F7h			1
002B8h				002F8h			1
002B9h	I/O Function Pin Select Register	PINSR	95, 211	002F9h			1
002BAh	, , , , , , , , , , , , , , , , , , ,			002FAh			1
002BBh				002FBh			1
002BCh				002FCh			1
				002FDh			+
002BDh			212	002FEh			+
002BDh 002BEh	Pin Assignment Select Register	PMCSEL					
002BEh	Pin Assignment Select Register	PMCSEL	212				
002BEh 002BFh	Pin Assignment Select Register	PMCSEL	212	002FFh			
002BEh 002BFh Note:	Pin Assignment Select Register	PMCSEL	212				

Address	Register Name	Symbol	Page	Addr
00400h	On-chip RAM	On-chip		06B
to		RAM		06B
053FFh				06B0
05400h				06B
to				06B
069FFh				-
06A00h	Event Output Destination Select Register 0	ELSELR0	158	06B0
06A01h	Event Output Destination Select Register 1	ELSELR1	158	06B0
06A02h	Event Output Destination Select Register 2	ELSELR2	158	06B0
06A03h	Event Output Destination Select Register 3	ELSELR3	158	06B0
06A04h	Event Output Destination Select Register 4	ELSELR4	158	06B0
06A05h				06B0
06A06h				06B0
06A07h				06B0
06A08h	Event Output Destination Select Register 8	ELSELR8	158	06B0
06A09h	Event Output Destination Select Register 9	ELSELR9	158	06B0
06A0Ah				06B0
06A0Bh	Event Output Destination Select Register 11	ELSELR11	158	06B
06A0Ch	Event Output Destination Select Register 12	ELSELR12	158	06B
06A0Dh	Event Output Destination Select Register 13	ELSELR13	158	06B1
06A0Eh	Event Output Destination Select Register 14	ELSELR14	158	06B1
06A0Fh	Event Output Destination Select Register 15	ELSELR15	158	06B1
06A10h	Event Output Destination Select Register 16	ELSELR16	158	06B1
06A11h				06B1
06A12h				06B1
06A13h				06B1
06A14h				06B1
06A15h				06B1
06A16h				06B1
06A17h				06B1
06A18h				06B1
06A19h				06B1
06A1Ah				06B1
06A1Bh				06B2
06A1Ch				06B2
06A1Dh				06B2
06A1Eh				06B2
06A1Fh				06B2
06A20h				06B2
06A21h				06B2
06A22h				06B2
06A23h				06B2
06A24h				06B2
06A25h				06B2
06A26h				06B2
06A27h				06B2
06A28h				06B2
06A29h				06B2
06A2Ah				06B2
06A2Bh				06B3
06A2Ch				06B3
06A2Dh				06B3
06A2Eh				to 06BF
06A2Fh				06C
06A30h				06C0
06A31h				06C0
to 06AFFh				06C0
	1	1	1	

Address	Register Name	Symbol	Page
06B00h	TSCU Control Register 0	TSCUCR0	573
06B01h			
06B02h	TSCU Control Register 1	TSCUCR1	575
06B03h			
06B04h	TSCU Mode Register	TSCUMR	576
06B05h			
06B06h	TSCU Timing Control Register 0A	TSCUTCR0A	577
06B07h			
06B08h	TSCU Timing Control Register 0B	TSCUTCR0B	578
06B09h		700117004	570
06B0Ah	TSCU Timing Control Register 1	TSCUTCR1	579
06B0Bh 06B0Ch	TSCU Timing Control Register 2	TSCUTCR2	581
06B0Ch	13CO Timing Control Register 2	13CUTCR2	100
06B0Eh	TSCU Timing Control Register 3	TSCUTCR3	583
06B0Eh		10001010	000
06B10h	TSCU Channel Control Register	TSCUCHC	584
06B11h			004
06B12h	TSCU Flag Register	TSCUFR	586
06B13h			
06B14h	TSCU Status Counter Register	TSCUSTC	587
06B15h	-		
06B16h	TSCU Secondary Counter Set Register	TSCUSCS	588
06B17h			
06B18h	TSCU Secondary Counter	TSCUSCC	589
06B19h			
06B1Ah	TSCU Data Buffer Register	TSCUDBR	590
06B1Bh		-	
06B1Ch	TSCU Primary Counter	TSCUPRC	591
06B1Dh			
06B1Eh	TSCU Random Value Store Register 0	TSCURVR0	592
06B1Fh			
06B20h	TSCU Random Value Store Register 1	TSCURVR1	593
06B21h		TOOLIDY/Do	50.4
06B22h	TSCU Random Value Store Register 2	TSCURVR2	594
06B23h 06B24h	TSCU Random Value Store Register 3	TSCURVR3	595
06B24n	1000 Nanuom value Slote Register 3	ISCORVES	595
06B25h	TSCU Input Enable Register 0	TSIE0	596
06B201		1 SILU	390
06B28h	TSCU Input Enable Register 1	TSIE1	597
06B29h			001
06B2Ah	TSCU Input Enable Register 2	TSIE2	598
06B2Bh		1	
06B2Ch	TSCUCHXA Select Register 0	TSCHSEL0	599
06B2Dh	-		
06B2Eh	TSCUCHXA Select Register 1	TSCHSEL1	600
06B2Fh			
06B30h	TSCUCHXA Select Register 2	TSCHSEL2	601
06B31h			
06B32h			
to 06REEb			
06BFFh 06C00h	Area for storing DTC transfer vector 0		172
06C001h	Area for storing DTC transfer vector 0	-	172
06C01h	Area for storing DTC transfer vector 1 Area for storing DTC transfer vector 2	+	172
06C02h	Area for storing DTC transfer vector 2 Area for storing DTC transfer vector 3		172
06C03h	Area for storing DTC transfer vector 3		172
06C04n			172
06C06h			
06C07h			
06C08h	Area for storing DTC transfer vector 8		172
06C09h	Area for storing DTC transfer vector 9	1	172
		1	_

Address	Register Name	Symbol	Page	Address	Register Name	Symbol
06C0Ah	Area for storing DTC transfer vector 10		172	06C4Ah	DTC Transfer Count Register 1	DTCCT1
06C0Bh	Area for storing DTC transfer vector 11		172	06C4Bh	DTC Transfer Count Reload Register 1	DTRLD1
06C0Ch	Area for storing DTC transfer vector 12		172	06C4Ch	DTC Source Address Register 1	DTSAR1
06C0Dh	Area for storing DTC transfer vector 13		172	06C4Dh		5.0.00
06C0Eh	Area for storing DTC transfer vector 14		172	06C4Eh	DTC Destinction Address Register 1	DTDAR1
	0				DTC Destination Address Register 1	DIDAKI
06C0Fh	Area for storing DTC transfer vector 15		172	06C4Fh		
06C10h	Area for storing DTC transfer vector 16		172	06C50h	DTC Control Register 2	DTCCR2
06C11h	Area for storing DTC transfer vector 17		172	06C51h	DTC Block Size Register 2	DTBLS2
06C12h	Area for storing DTC transfer vector 18		172	06C52h	DTC Transfer Count Register 2	DTCCT2
06C13h	Area for storing DTC transfer vector 19		172	06C53h	DTC Transfer Count Reload Register 2	DTRLD2
06C14h	······································			06C54h	DTC Source Address Register 2	DTSAR2
						DIOARZ
06C15h			1=0	06C55h		
06C16h	Area for storing DTC transfer vector 22		172	06C56h	DTC Destination Address Register 2	DTDAR2
06C17h	Area for storing DTC transfer vector 23		172	06C57h		
06C18h	Area for storing DTC transfer vector 24		172	06C58h	DTC Control Register 3	DTCCR3
06C19h	Area for storing DTC transfer vector 25		172	06C59h	DTC Block Size Register 3	DTBLS3
06C1Ah	5			06C5Ah	DTC Transfer Count Register 3	DTCCT3
06C1Bh				06C5Bh	DTC Transfer Count Reload Register 3	DTRLD3
06C1Ch				06C5Ch	DTC Source Address Register 3	DTSAR3
06C1Dh				06C5Dh		
06C1Eh				06C5Eh	DTC Destination Address Register 3	DTDAR3
06C1Fh				06C5Fh		
06C20h				06C60h	DTC Control Register 4	DTCCR4
06C21h				06C61h	DTC Block Size Register 4	DTBLS4
06C22h				06C62h	DTC Transfer Count Register 4	DTCCT4
06C23h				06C63h	DTC Transfer Count Reload Register 4	DTRLD4
06C24h				06C64h	DTC Source Address Register 4	DTSAR4
06C25h				06C65h		
06C26h				06C66h	DTC Destination Address Register 4	DTDAR4
06C27h				06C67h		
06C28h				06C68h	DTC Control Register 5	DTCCR5
06C29h				06C69h	DTC Block Size Register 5	DTBLS5
	Area for staring DTC transfer upstar 42		170		-	
06C2Ah	Area for storing DTC transfer vector 42		172	06C6Ah	DTC Transfer Count Register 5	DTCCT5
06C2Bh				06C6Bh	DTC Transfer Count Reload Register 5	DTRLD5
06C2Ch				06C6Ch	DTC Source Address Register 5	DTSAR5
06C2Dh				06C6Dh		
06C2Eh				06C6Eh	DTC Destination Address Register 5	DTDAR5
06C2Fh				06C6Fh		
06C30h				06C70h	DTC Control Register 6	DTCCR6
06C31h	Area for storing DTC transfer vector 49		172	06C71h	-	DTBLS6
	Area for storing DTC transfer vector 49		172		DTC Block Size Register 6	
06C32h				06C72h	DTC Transfer Count Register 6	DTCCT6
06C33h	Area for storing DTC transfer vector 51		172	06C73h	DTC Transfer Count Reload Register 6	DTRLD6
06C34h	Area for storing DTC transfer vector 52		172	06C74h	DTC Source Address Register 6	DTSAR6
06C35h	Area for storing DTC transfer vector 53		172	06C75h		
06C36h	Area for storing DTC transfer vector 54		172	06C76h	DTC Destination Address Register 6	DTDAR6
06C37h	······································			06C77h	_ · · · _ · · · · · · · · · · · · · · ·	
					DTC Control Decister 7	DTCCD7
06C38h				06C78h	DTC Control Register 7	DTCCR7
06C39h				06C79h	DTC Block Size Register 7	DTBLS7
06C3Ah				06C7Ah	DTC Transfer Count Register 7	DTCCT7
06C3Bh				06C7Bh	DTC Transfer Count Reload Register 7	DTRLD7
06C3Ch				06C7Ch	DTC Source Address Register 7	DTSAR7
06C3Dh				06C7Dh		
			$\vdash$		DTC Destination Address Pagister 7	
06C3Eh				06C7Eh	DTC Destination Address Register 7	DTDAR7
06C3Fh				06C7Fh		
06C40h	DTC Control Register 0	DTCCR0	169	06C80h	DTC Control Register 8	DTCCR8
06C41h	DTC Block Size Register 0	DTBLS0	169	06C81h	DTC Block Size Register 8	DTBLS8
06C42h	DTC Transfer Count Register 0	DTCCT0	169	06C82h	DTC Transfer Count Register 8	DTCCT8
06C43h	DTC Transfer Count Reload Register 0	DTRLD0	170	06C83h	DTC Transfer Count Reload Register 8	DTRLD8
06C43h	DTC Source Address Register 0	DTSAR0	170	06C83h	DTC Source Address Register 8	DTSAR8
	DIC Source Address Register 0	DISARU	170		DIC Source Address Register o	DISAKO
06C45h				06C85h		
06C46h	DTC Destination Address Register 0	DTDAR0	170	06C86h	DTC Destination Address Register 8	DTDAR8
06C47h				06C87h		
06C48h	DTC Control Register 1	DTCCR1	169	06C88h	DTC Control Register 9	DTCCR9
06C49h		DTBLS1	169	06C89h	DTC Block Size Register 9	DTBLS9
0004911	DTC Block Size Register 1	DIDLOI	109	06C89h	DTC Block Size Register 9 DTC Transfer Count Register 9	
Note:					•	DTCCT9
Note:	not access the reserved areas.			06C8Bh	DTC Transfer Count Reload Register 9 DTC Source Address Register 9	DTRLD9

DTSAR9

DTDAR9

B - 7

06C8Dh

06C8Eh

06C8Fh

06C8Ch DTC Source Address Register 9

DTC Destination Address Register 9

06C90h         DTC Control Register 10         DTCR10         169           06C91b         DTC Block Size Register 10         DTCLT10         169           06C92b         DTC Transfer Count Register 10         DTCCT10         169           06C93b         DTC Transfer Count Register 10         DTCR110         170           06C95h         DTC Cource Address Register 10         DTCR11         169           06C96h         DTC Control Register 11         DTCR11         169           06C98h         DTC Control Register 11         DTCCT11         169           06C98h         DTC Control Register 11         DTCR111         170           06C96h         DTC Control Register 12         DTCR111         170           06C96h         DTC Control Register 12         DTCR12         169           06C4Ah         DTC Control Register 12         DTCR12         169           06CAh         DTC Control Register 12         DTRL512         169           06CAh         DTC Control Register 13         DTCCT13         169           06CAh         DTC Control Register 13         DTCCT13         169           06CAh         DTC Control Register 13         DTCCT13         169           06CAh         DTC Control Register 13	Address	Pagistar Nama	Symbol	Page
06C9th         DTC Block Size Register 10         DTELS10         169           06C93h         DTC Transfer Count Register 10         DTRLD10         170           06C93h         DTC Source Address Register 10         DTDAR10         170           06C96h         DTC Source Address Register 10         DTDAR10         170           06C96h         DTC Control Register 11         DTCCR11         169           06C97h         DTC Block Size Register 11         DTCCT11         169           06C98h         DTC Control Register 11         DTCCT11         169           06C98h         DTC Transfer Count Register 11         DTCCT11         169           06C96h         DTC Source Address Register 11         DTCR11         170           06C97h         DTC Destination Address Register 11         DTCR11         170           06C30h         DTC Control Register 12         DTCCT12         169           06CA1h         DTC Control Register 12         DTRLD12         170           06CA2h         DTC Control Register 13         DTCR12         170           06CA5h         DTC Control Register 13         DTCR13         169           06CA5h         DTC Control Register 13         DTCR13         170           06CA5h         D		Register Name	Symbol	Page 169
06C92h         DTC Transfer Court Rejoater 10         DTCT10         169           06C94h         DTC Source Address Register 10         DTLD10         170           06C95h         DTC Destination Address Register 10         DTDAR10         170           06C97h         DTC Destination Address Register 10         DTCCR11         169           06C97h         DTC Control Register 11         DTCCT11         169           06C98h         DTC Control Register 11         DTCC111         169           06C98h         DTC Transfer Court Rejoster 11         DTCT111         170           06C98h         DTC Transfer Court Rejoster 11         DTCR111         170           06C98h         DTC Control Register 12         DTCCR12         169           06C40h         DTC Source Address Register 12         DTCCT12         169           06C41h         DTC Block Size Register 12         DTCL12         170           06C42h         DTC Transfer Court Rejoster 12         DTRLD12         170           06C43h         DTC Control Register 13         DTCR13         169           06C43h         DTC Control Register 13         DTCC13         169           06C4Ah         DTC Control Register 13         DTCC13         169           06C4Ah <td></td> <td></td> <td></td> <td></td>				
06C93h         DTC Transfer Court Reload Register 10         DTRLD10         170           06C94h         DTC Source Address Register 10         DTSAR10         170           06C95h         DTC Destination Address Register 10         DTDAR10         170           06C97h         DTC Control Register 11         DTCCR11         169           06C98h         DTC Control Register 11         DTRLD11         170           06C98h         DTC Transfer Court Reload Register 11         DTRLD11         170           06C98h         DTC Control Register 12         DTCRL11         169           06C98h         DTC Control Register 12         DTCRL12         169           06C98h         DTC Control Register 12         DTCRL12         169           06C40h         DTC Control Register 12         DTCRL12         170           06C41h         DTC Source Address Register 12         DTCRL12         170           06C45h         DTC Control Register 13         DTCCR13         169           06C46h         DTC Control Register 13         DTCCR13         169           06C47h         DTC Gold Register 13         DTCR13         169           06C46h         DTC Control Register 13         DTCR13         169           06C46h		0		
06C94h         DTC Source Address Register 10         DTSAR10         170           06C99h         DTC Destination Address Register 10         DTDAR10         170           06C99h         DTC Control Register 11         DTCL11         169           06C99h         DTC Transfer Court Register 11         DTCC111         169           06C99h         DTC Transfer Court Register 11         DTRLD11         170           06C90h         DTC Source Address Register 11         DTSAR11         170           06C90h         DTC Control Register 12         DTCCR12         169           06C90h         DTC Control Register 12         DTCL12         169           06C40h         DTC Control Register 12         DTRLD12         170           06C41h         DTC Block Size Register 12         DTCL212         169           06C42h         DTC Source Address Register 12         DTRLD12         170           06C4Ah         DTC Source Address Register 13         DTCR13         169           06CAh         DTC Control Register 13         DTCC13         169           06CAh         DTC Control Register 13         DTSAR13         170           06CAh         DTC Control Register 13         DTSAR13         170           06CAh		ç		
06C99h         DTC Destination Address Register 10         DTDAR10         170           06C99h         DTC Control Register 11         DTCCR11         169           06C99h         DTC Block Size Register 11         DTBLS11         169           06C99h         DTC Block Size Register 11         DTRLD11         170           06C90h         DTC Source Address Register 11         DTRLD11         170           06C90h         DTC Control Register 12         DTCCR12         169           06C40h         DTC Control Register 12         DTCCR12         169           06C40h         DTC Control Register 12         DTRLD12         170           06C40h         DTC Cource Address Register 12         DTRLD12         170           06C40h         DTC Control Register 13         DTCR13         169           06C40h         DTC Control Register 13         DTCCR13         169           06C40h         DTC Control Register 13         DTCC13         169           06C40h         DTC Control Register 13         DTCC13         169           06C40h         DTC Control Register 13         DTCC13         169           06C40h         DTC Source Address Register 13         DTCC13         169           06C40h         DTC Source Addr		-		
06C96h         DTC Destination Address Register 10         DTDAR10         170           06C39h         DTC Control Register 11         DTCCR11         169           06C39h         DTC Transfer Court Register 11         DTCR11         169           06C30h         DTC Transfer Court Reload Register 11         DTCR11         170           06C30h         DTC Transfer Court Reload Register 11         DTCR11         170           06C30h         DTC Destination Address Register 11         DTCR12         169           06C40h         DTC Control Register 12         DTCCR12         169           06C41h         DTC Block Size Register 12         DTCL2         170           06C42h         DTC Transfer Court Register 12         DTRLD12         170           06C4Ah         DTC Source Address Register 12         DTRLD12         170           06CA4h         DTC Control Register 13         DTCCR13         169           06CA4h         DTC Transfer Court Register 13         DTRLD13         170           06CA4h         DTC Transfer Court Register 13         DTRLD13         170           06CA4h         DTC Transfer Court Register 13         DTRLD13         170           06CA4h         DTC Control Register 13         DTRLD13         170			DIGNATIO	
06C97h         DTC Control Register 11         DTCRIN         169           06C99h         DTC Block Size Register 11         DTELS11         169           06C99h         DTC Transfer Count Register 11         DTRLD11         170           06C90h         DTC Source Address Register 11         DTSAR11         170           06C90h         DTC Source Address Register 11         DTAR11         170           06C90h         DTC Control Register 12         DTCCR12         169           06C40h         DTC Block Size Register 12         DTRLD12         170           06C34h         DTC Transfer Count Register 12         DTRLD12         170           06C4Ah         DTC Source Address Register 12         DTRLD12         170           06C4Ah         DTC Control Register 13         DTCR13         169           06CAAh         DTC Control Register 13         DTCR13         169           06CAAh         DTC Control Register 13         DTCR13         169           06CAAh         DTC Source Address Register 13         DTRLD13         170           06CAAh         DTC Source Address Register 13         DTCR13         169           06CAAh         DTC Source Address Register 13         DTCR13         170           06CAAh		DTC Destination Address Register 10	DTDAR10	170
06C98h         DTC Control Register 11         DTCR11         169           06C9Ah         DTC Block Size Register 11         DTBLS11         169           06C9Ah         DTC Transfer Count Register 11         DTRLD11         170           06C9Dh         DTC Source Address Register 11         DTRLD11         170           06C9Dh         DTC Control Register 12         DTCR11         169           06C40h         DTC Control Register 12         DTCR12         169           06CAh         DTC Transfer Count Register 12         DTCR12         169           06CAh         DTC Transfer Count Register 12         DTRLD12         170           06CAh         DTC Control Register 12         DTSR12         170           06CAh         DTC Control Register 13         DTCR13         169           06CAh         DTC Control Register 13         DTCC13         169           06CAh         DTC Control Register 13         DTCC13         169           06CAh         DTC Control Register 13         DTSAR13         170           06CAh         DTC Control Register 14         DTCC13         169           06CAh         DTC Control Register 14         DTCC13         169           06CAh         DTC Control Register 13         <			Biblaite	
06C99h         DTC Block Size Register 11         DTBLS11         169           06C9Ah         DTC Transfer Count Rejoad Register 11         DTCCT11         169           06C9Dh         DTC Transfer Count Reload Register 11         DTRLD11         170           06C9Dh         DTC Source Address Register 11         DTAR11         170           06C9Dh         DTC Control Register 12         DTCCT12         169           06CA0h         DTC Control Register 12         DTCCT12         169           06CA1h         DTC Block Size Register 12         DTRL12         170           06CA4h         DTC Source Address Register 12         DTRL2         170           06CA4h         DTC Control Register 30         DTCCT12         169           06CA4h         DTC Control Register 13         DTCR13         169           06CA4h         DTC Control Register 13         DTCCR13         169           06CA4h         DTC Control Register 13         DTCCR14         169           06CA4h         DTC Co		DTC Control Register 11	DTCCR11	169
06C9Ah         DTC Transfer Count Register 11         DTCCT11         169           06C9Bh         DTC Transfer Count Reload Register 11         DTRLD11         170           06C9Dh         DTC Source Address Register 11         DTSAR11         170           06C9Eh         DTC Destination Address Register 11         DTDAR11         170           06C9Dh         DTC Control Register 12         DTCCT12         169           06CA0h         DTC Transfer Count Reload Register 12         DTRLD12         170           06CA4h         DTC Source Address Register 12         DTSR12         170           06CA5h         DTC Control Register 13         DTCCT13         169           06CA6h         DTC Control Register 13         DTCCT13         169           06CA7h         DTC Source Address Register 13         DTRLS13         169           06CA8h         DTC Control Register 13         DTCCT13         169           06CA7h         DTC Source Address Register 13         DTRLS13         170           06CA6h         DTC Control Register 13         DTCT13         169           06CA7h         DTC Biock Size Register 13         DTSAR13         170           06CA6h         DTC Control Register 14         DTCCT14         169           <				
06C9Bh         DTC Transfer Count Reload Register 11         DTRLD11         170           06C9Dh         DTC Source Address Register 11         DTSAR11         170           06C9Dh         DTC Destination Address Register 11         DTDAR11         170           06C9Dh         DTC Control Register 12         DTCCR12         169           06CAh         DTC Transfer Count Register 12         DTCCT12         169           06CAh         DTC Transfer Count Register 12         DTCT12         170           06CAh         DTC Source Address Register 12         DTCR12         170           06CAh         DTC Control Register 13         DTCR13         169           06CAh         DTC Control Register 13         DTCR13         169           06CAh         DTC Transfer Count Register 13         DTCR13         169           06CAh         DTC Transfer Count Register 13         DTCR13         169           06CAh         DTC Transfer Count Register 13         DTRLD13         170           06CAh         DTC Control Register 13         DTRLD13         170           06CAh         DTC Control Register 14         DTCR14         169           06CBh         DTC Control Register 14         DTCCT14         169           06CBh		-		
06C9Ch         DTC Source Address Register 11         DTSAR11         170           06C9Ph         DTC Destination Address Register 11         DTDAR11         170           06C9Ph         DTC Control Register 12         DTCCR12         189           06CA0h         DTC Control Register 12         DTCL12         169           06CA1h         DTC Transfer Count Register 12         DTRLD12         170           06CA3h         DTC Transfer Count Register 12         DTSAR12         170           06CA4h         DTC Source Address Register 12         DTDAR12         170           06CA6h         DTC Control Register 13         DTCCR13         169           06CA6h         DTC Transfer Count Register 13         DTCL13         169           06CA6h         DTC Transfer Count Register 13         DTCL13         169           06CA6h         DTC Source Address Register 13         DTSAR13         170           06CA6h         DTC Control Register 13         DTSAR13         170           06CA6h         DTC Control Register 14         DTCR14         169           06CA6h         DTC Control Register 14         DTCR14         169           06CB6h         DTC Transfer Count Register 14         DTCR14         169           06CB6h		•	DTRLD11	
06C9Dh         DTC Destination Address Register 11         DTDAR11         170           06C9Fh         DTC Control Register 12         DTCR12         169           06CA0h         DTC Transfer Court Register 12         DTCL12         169           06CAAh         DTC Transfer Court Register 12         DTRLD12         170           06CAAh         DTC Destination Address Register 12         DTRLD12         170           06CAAh         DTC Control Register 13         DTCR13         169           06CAAh         DTC Control Register 13         DTCR13         169           06CAAh         DTC Transfer Court Reload Register 13         DTCR13         169           06CAAh         DTC Transfer Court Reload Register 13         DTCR13         169           06CAAh         DTC Transfer Court Reload Register 13         DTCR13         169           06CAAh         DTC Control Register 13         DTCR13         170           06CAAh         DTC Control Register 13         DTCR13         170           06CAAh         DTC Control Register 14         DTCR14         169           06CAAh         DTC Control Register 14         DTCCR14         169           06CAAh         DTC Control Register 14         DTCCR14         169           06C	06C9Ch		DTSAR11	170
06C9Fh         CCCR12         DTC CR12         169           06CA0h         DTC Control Register 12         DTBLS12         169           06CA1h         DTC Transfer Count Register 12         DTCCT12         169           06CA3h         DTC Transfer Count Register 12         DTCAT12         170           06CA4h         DTC Source Address Register 12         DTBLS12         170           06CA6h         DTC Destination Address Register 12         DTDAR12         170           06CA6h         DTC Control Register 13         DTCCR13         169           06CA6h         DTC Control Register 13         DTCCT13         169           06CA6h         DTC Transfer Count Register 13         DTRLS13         170           06CA6h         DTC Source Address Register 13         DTSAR13         170           06CA6h         DTC Control Register 14         DTDAR13         170           06CA6h         DTC Control Register 14         DTCR14         169           06CB6h         DTC Control Register 14         DTCR14         169           06CB6h         DTC Control Register 14         DTCC14         169           06CB6h         DTC Control Register 14         DTCC14         169           06CB6h         DTC Control Register 1	06C9Dh			
06CA0h         DTC Control Register 12         DTCR12         169           06CA1h         DTC Block Size Register 12         DTBLS12         169           06CA2h         DTC Transfer Count Reload Register 12         DTCT12         169           06CA3h         DTC Transfer Count Reload Register 12         DTSAR12         170           06CA4h         DTC Control Register 13         DTDAR12         170           06CA5h         DTC Destination Address Register 13         DTCCT13         169           06CA6h         DTC Control Register 13         DTCCT13         169           06CA6h         DTC Transfer Count Reload Register 13         DTCT13         169           06CA6h         DTC Transfer Count Reload Register 13         DTCT13         169           06CA6h         DTC Transfer Count Reload Register 13         DTRLD13         170           06CA6h         DTC Control Register 14         DTRL13         170           06CA6h         DTC Control Register 14         DTCR14         169           06CA6h         DTC Control Register 14         DTCR14         169           06CA6h         DTC Control Register 14         DTCCR14         169           06CB6h         DTC Control Register 14         DTCCR14         169	06C9Eh	DTC Destination Address Register 11	DTDAR11	170
06CA1h         DTC Block Size Register 12         DTBLS12         169           06CA2h         DTC Transfer Count Register 12         DTCT12         169           06CA3h         DTC Transfer Count Register 12         DTRLD12         170           06CA4h         DTC Source Address Register 12         DTDAR12         170           06CA5h         DTC Control Register 13         DTCCR13         169           06CA6h         DTC Control Register 13         DTCCR13         169           06CA6h         DTC Transfer Count Register 13         DTCCT13         169           06CA6h         DTC Source Address Register 13         DTRLD13         170           06CA6h         DTC Source Address Register 13         DTRLD13         170           06CA6h         DTC Control Register 14         DTCR14         169           06CA6h         DTC Control Register 14         DTCR14         169           06CA6h         DTC Control Register 14         DTCR14         169           06CB6h         DTC Transfer Count Register 14         DTCR14         169           06CB6h         DTC Control Register 14         DTCR14         169           06CB6h         DTC Control Register 15         DTCR15         169           06CB6h         DTC	06C9Fh	-		
06CA2h         DTC Transfer Count Register 12         DTCCT12         169           06CA3h         DTC Transfer Count Reload Register 12         DTRLD12         170           06CA4h         DTC Source Address Register 12         DTSAR12         170           06CA6h         DTC Control Register 13         DTDCR13         169           06CA8h         DTC Control Register 13         DTCCT13         169           06CA8h         DTC Control Register 13         DTCCT13         169           06CA8h         DTC Control Register 13         DTCCT13         169           06CA8h         DTC Transfer Count Register 13         DTRLD13         170           06CA6h         DTC Control Register 13         DTCAR13         170           06CA6h         DTC Control Register 14         DTCCT14         169           06CA6h         DTC Control Register 14         DTCCT14         169           06CB6h         DTC Control Register 14         DTCCR14         169           06CB7         DTC Control Register 14         DTCCR14         169           06CB6h         DTC Control Register 14         DTCCR14         169           06CB6h         DTC Control Register 15         DTCR15         169           06CB6h         DTC Control Regi	06CA0h	DTC Control Register 12	DTCCR12	169
06CA3h       DTC Transfer Count Reload Register 12       DTRLD12       170         06CA5h       DTC Source Address Register 12       DTSAR12       170         06CA5h       DTC Destination Address Register 12       DTDAR12       170         06CA7h       DTC Destination Address Register 13       DTCCR13       169         06CA7h       DTC Block Size Register 13       DTCCT13       169         06CA8h       DTC Transfer Count Reload Register 13       DTCCT13       169         06CAAh       DTC Transfer Count Reload Register 13       DTSAR13       170         06CAAh       DTC Control Register 13       DTSAR13       170         06CACh       DTC Control Register 14       DTDRLD13       170         06CACh       DTC Control Register 14       DTCR14       169         06CB0h       DTC Control Register 14       DTCR14       169         06CB3h       DTC Transfer Count Reload Register 14       DTRLD14       170         06CB4h       DTC Control Register 14       DTCR14       169         06CB5h       DTC Control Register 15       DTBLS15       169         06CB6h       DTC Control Register 15       DTBLS15       169         06CB6h       DTC Control Register 15       DTCC15       169     <	06CA1h	DTC Block Size Register 12	DTBLS12	169
06CA4h         DTC Source Address Register 12         DTSAR12         170           06CA6h         DTC Destination Address Register 12         DTDAR12         170           06CA7h         DTC Control Register 13         DTCCR13         169           06CA8h         DTC Control Register 13         DTCR13         169           06CA8h         DTC Transfer Count Register 13         DTRLD13         170           06CA8h         DTC Transfer Count Register 13         DTRLD13         170           06CACh         DTC Source Address Register 13         DTAR13         170           06CACh         DTC Control Register 14         DTCR14         169           06CACh         DTC Control Register 14         DTCR14         169           06CB1h         DTC Incontrol Register 14         DTCR14         169           06CB3h         DTC Transfer Count Register 14         DTCR14         169           06CB4h         DTC Source Address Register 14         DTCR14         170           06CB4h         DTC Control Register 14         DTCR14         170           06CB4h         DTC Control Register 15         DTCR15         169           06CB4h         DTC Control Register 15         DTCC15         169           06CB4h         DTC	06CA2h	DTC Transfer Count Register 12	DTCCT12	169
O6CASh         DTC Destination Address Register 12         DTDAR12         170           O6CA8h         DTC Control Register 13         DTCCR13         169           O6CA9h         DTC Control Register 13         DTCCT13         169           O6CA9h         DTC Transfer Count Register 13         DTRLD13         170           O6CA9h         DTC Transfer Count Register 13         DTRLD13         170           O6CA0h         DTC Source Address Register 13         DTDAR13         170           O6CA0h         DTC Destination Address Register 13         DTDAR13         170           O6CA0h         DTC Control Register 14         DTCCR14         169           O6CB0h         DTC Control Register 14         DTCCR14         169           O6CB1D         DTC Bost Size Register 14         DTCCR14         169           O6CB4h         DTC Transfer Count Register 14         DTCCR14         169           O6CB5h         DTC Transfer Count Register 14         DTCR14         170           O6CB4h         DTC Control Register 14         DTCR14         170           O6CB5h         DTC Control Register 15         DTCR15         169           O6CB6h         DTC Control Register 15         DTCR15         169           O6CB6h	06CA3h	DTC Transfer Count Reload Register 12	DTRLD12	170
06CA6h         DTC Destination Address Register 12         DTDAR12         170           06CA7h         DTC Control Register 13         DTCCR13         169           06CA8h         DTC Control Register 13         DTCCT13         169           06CA8h         DTC Transfer Count Register 13         DTCL13         169           06CA8h         DTC Transfer Count Register 13         DTCL13         170           06CA6h         DTC Destination Address Register 13         DTSAR13         170           06CA7h         DTC Control Register 14         DTCCR14         169           06CB0h         DTC Control Register 14         DTCCR14         169           06CB1h         DTC Block Size Register 14         DTCL14         169           06CB3h         DTC Transfer Count Register 14         DTCL14         169           06CB4h         DTC Destination Address Register 14         DTCR14         170           06CB4h         DTC Control Register 14         DTCR14         170           06CB4h         DTC Control Register 15         DTCR14         170           06CB4h         DTC Control Register 15         DTCR15         169           06CB4h         DTC Control Register 15         DTCR15         169           06CB4h <t< td=""><td>06CA4h</td><td>DTC Source Address Register 12</td><td>DTSAR12</td><td>170</td></t<>	06CA4h	DTC Source Address Register 12	DTSAR12	170
OBCA7h         C           06CA8h         DTC Control Register 13         DTCCR13         169           06CA9h         DTC Block Size Register 13         DTCL13         169           06CAAh         DTC Transfer Count Reload Register 13         DTCT13         169           06CAAh         DTC Transfer Count Reload Register 13         DTRL13         170           06CAAh         DTC Source Address Register 13         DTSAR13         170           06CACh         DTC Control Register 14         DTCCR14         169           06CB1h         DTC Control Register 14         DTCC14         169           06CB4h         DTC Transfer Count Register 14         DTCR14         169           06CB4h         DTC Transfer Count Register 14         DTCR14         170           06CB4h         DTC Destination Address Register 14         DTRLD14         170           06CB4h         DTC Control Register 15         DTCR15         169           06CB4h         DTC Control Register 15         DTCR15         169           06CB4h         DTC Control Register 15         DTCR15         169           06CB4h         DTC Transfer Count Reload Register 15         DTRLD15         170           06CB4h         DTC Transfer Count Reload Register 15	06CA5h			
06CA8hDTC Control Register 13DTCR1316906CA9hDTC Block Size Register 13DTCT1316906CAAhDTC Transfer Count Register 13DTRLD1317006CAChDTC Source Address Register 13DTARLD1317006CADhDTC Destination Address Register 13DTDAR1317006CAFhDTC Control Register 14DTCCR1416906CB0hDTC Control Register 14DTCCR1416906CB1hDTC Botsk Size Register 14DTCCR1416906CB3hDTC Transfer Count Register 14DTCL1417006CB3hDTC Transfer Count Register 14DTRLD1417006CB3hDTC Transfer Count Register 14DTCR1416906CB4hDTC Source Address Register 14DTCR1417006CB4hDTC Control Register 15DTCR1516906CB4hDTC Control Register 15DTCL1516906CB4hDTC Control Register 15DTCL1516906CB4hDTC Control Register 15DTRLD1517006CB4hDTC Transfer Count Register 15DTRLD1517006CB4hDTC Transfer Count Register 15DTRLD1517006CB4hDTC Source Address Register 15DTRLD1517006CB4hDTC Control Register 16DTCR1616906CC4hDTC Source Address Register 16DTCR1616906CC4hDTC Control Register 16DTCR1617006CB4hDTC Control Register 16DTCR1617006CB4hDTC Co	06CA6h	DTC Destination Address Register 12	DTDAR12	170
06CA9hDTC Block Size Register 13DTBLS1316906CAAhDTC Transfer Count Register 13DTCCT1316906CAChDTC Transfer Count Reload Register 13DTRLD1317006CAChDTC Source Address Register 13DTSAR1317006CAChDTC Destination Address Register 13DTDAR1317006CAFhDTC Control Register 14DTCCR1416906CB1hDTC Control Register 14DTCC11416906CB2hDTC Transfer Count Register 14DTCL1417006CB4hDTC Transfer Count Register 14DTSAR1417006CB4hDTC Destination Address Register 14DTSAR1417006CB4hDTC Source Address Register 14DTSAR1417006CB4hDTC Control Register 15DTCCR1516906CB4hDTC Control Register 15DTCCT1516906CB4hDTC Control Register 15DTCCT1516906CB4hDTC Transfer Count Register 15DTSL51516906CB4hDTC Transfer Count Register 15DTRLD1517006CB4hDTC Source Address Register 15DTAR1517006CB4hDTC Control Register 16DTCCR1616906CC4hDTC Source Address Register 16DTCCT1616906CC4hDTC Source Address Register 16DTCCT1616906CC4hDTC Control Register 16DTCR1617006CC6hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR16169	06CA7h			
06CAAhDTC Transfer Count Register 13DTCCT1316906CABhDTC Transfer Count Reload Register 13DTRLD1317006CAChDTC Source Address Register 13DTSAR1317006CAChDTC Destination Address Register 13DTDAR1317006CAFhDTC Destination Address Register 14DTDAR1317006CB0hDTC Control Register 14DTCCR1416906CB4hDTC Control Register 14DTCCT1416906CB4hDTC Transfer Count Register 14DTCCT1416906CB4hDTC Source Address Register 14DTSAR1417006CB4hDTC Destination Address Register 14DTSAR1417006CB4hDTC Control Register 15DTCR1516906CB4hDTC Control Register 15DTCCR1516906CB4hDTC Control Register 15DTCCT1516906CB4hDTC Control Register 15DTSL51516906CB4hDTC Transfer Count Register 15DTRLD1517006CB4hDTC Transfer Count Register 15DTRLD1517006CB4hDTC Destination Address Register 15DTSAR1517006CB4hDTC Control Register 16DTCCR1616906CB4hDTC Control Register 16DTCR1616906CC4hDTC Control Register 16DTCCR1616906CC4hDTC Control Register 16DTCR1617006CCAhDTC Control Register 17DTAR1617006CCAhDTC Control Register 17DTCR17169 <td< td=""><td>06CA8h</td><td>DTC Control Register 13</td><td>DTCCR13</td><td>169</td></td<>	06CA8h	DTC Control Register 13	DTCCR13	169
DEC Transfer Count Reload Register 13         DTRLD13         170           06CACh         DTC Source Address Register 13         DTSAR13         170           06CADh         DTC Source Address Register 13         DTDAR13         170           06CAFh         DTC Destination Address Register 13         DTDAR13         170           06CAFh         DTC Control Register 14         DTCCT14         169           06CB1         DTC Control Register 14         DTCCT14         169           06CB4h         DTC Transfer Count Register 14         DTRLD14         170           06CB4h         DTC Transfer Count Register 14         DTRLD14         170           06CB5h         DTC Transfer Count Register 14         DTDAR14         170           06CB6h         DTC Destination Address Register 14         DTCR15         169           06CB7h         DTC Control Register 15         DTCCT15         169           06CB8h         DTC Control Register 15         DTRLD15         170           06CB6h         DTC Source Address Register 15         DTRLD15         170           06CB7h         DTC Control Register 16         DTCCT16         169           06CB6h         DTC Control Register 16         DTRLD15         170           06CB6h	06CA9h		DTBLS13	169
O6CACh O6CADhDTC Source Address Register 13DTSAR13170O6CADhDTC Destination Address Register 13DTDAR13170O6CAFhDTC Control Register 14DTCCR1416906CB0hDTC Control Register 14DTCL1416906CB1hDTC Transfer Count Register 14DTCL1416906CB4hDTC Transfer Count Reload Register 14DTRLD1417006CB4hDTC Source Address Register 14DTAR1417006CB4hDTC Destination Address Register 14DTDAR1417006CB8hDTC Control Register 15DTCCR1516906CB8hDTC Control Register 15DTCCR1516906CB8hDTC Control Register 15DTCCT1516906CB8hDTC Transfer Count Register 15DTRLD1517006CB8hDTC Transfer Count Register 15DTRLD1517006CB8hDTC Destination Address Register 15DTDRLD1517006CB8hDTC Control Register 15DTCR1516906CB6hDTC Control Register 16DTCCR1616906CB7hDTC Control Register 16DTCCR1616906CB6hDTC Control Register 16DTCCR1616906CC4hDTC Source Address Register 16DTCR1617006CC4bDTC Control Register 17DTCR1616906CC4hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR1716906C		-		169
O6CADh         DTC Destination Address Register 13         DTDAR13         170           06CAFh         DTC Control Register 14         DTCCR14         169           06CB0h         DTC Control Register 14         DTBLS14         169           06CB1h         DTC Transfer Count Register 14         DTCCT14         169           06CB2h         DTC Transfer Count Register 14         DTCT14         169           06CB3h         DTC Source Address Register 14         DTRLD14         170           06CB6h         DTC Destination Address Register 14         DTDAR14         170           06CB7h         DTC Control Register 15         DTCCR15         169           06CB8h         DTC Control Register 15         DTCCR15         169           06CB4h         DTC Transfer Count Register 15         DTCCT15         169           06CB4h         DTC Transfer Count Register 15         DTRLD15         170           06CB4h         DTC Transfer Count Reload Register 15         DTRLD15         170           06CB4h         DTC Control Register 16         DTCAR15         170           06CB4h         DTC Control Register 16         DTCAR15         170           06CB4h         DTC Control Register 16         DTCR16         169           06				
06CAEh 06CAFhDTC Destination Address Register 13DTDAR1317006CAFhDTC Control Register 14DTCCR1416906CB0hDTC Control Register 14DTBLS1416906CB2hDTC Transfer Count Register 14DTCCT1416906CB3hDTC Transfer Count Reload Register 14DTRLD1417006CB4hDTC Source Address Register 14DTSAR1417006CB5hDTC Destination Address Register 14DTDAR1417006CB6hDTC Control Register 15DTCCR1516906CB7hDTC Block Size Register 15DTCCT1516906CB8hDTC Control Register 15DTCCT1516906CB4hDTC Transfer Count Reload Register 15DTCL1517006CB6hDTC Destination Address Register 15DTRLD1517006CB7hDTC Source Address Register 15DTCAT1516906CB8hDTC Control Register 15DTSAR1517006CB0hDTC Control Register 16DTCAR1517006CB0hDTC Control Register 16DTCCR1616906CC4hDTC Control Register 16DTCCT1616906CC4hDTC Transfer Count Reload Register 16DTRLD1617006CC4hDTC Control Register 17DTCR1616906CC4hDTC Control Register 16DTCL1616906CC4hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR17169 <td></td> <td>DTC Source Address Register 13</td> <td>DTSAR13</td> <td>170</td>		DTC Source Address Register 13	DTSAR13	170
06CAFhDTC Control Register 14DTCCR1416906CB0hDTC Control Register 14DTBLS1416906CB1hDTC Transfer Count Register 14DTCCT1416906CB3hDTC Transfer Count Reload Register 14DTRLD1417006CB4hDTC Source Address Register 14DTSAR1417006CB5hDTC Destination Address Register 14DTDAR1417006CB6hDTC Control Register 15DTCCR1516906CB6hDTC Control Register 15DTCCT1516906CB6hDTC Transfer Count Register 15DTCCT1516906CB6hDTC Transfer Count Register 15DTCC1516906CB6hDTC Transfer Count Register 15DTRLD1517006CB6hDTC Destination Address Register 15DTAR1517006CB6hDTC Control Register 15DTCR1516906CB6hDTC Control Register 16DTCCR1616906CC1hDTC Control Register 16DTCCR1616906CC2hDTC Control Register 16DTCCT1616906CC2hDTC Transfer Count Reload Register 16DTRLD1617006CC2hDTC Control Register 17DTCAR1617006CC6hDTC Control Register 17DTCR1716906CC2hDTC Control Register 17DTCR1716906CC2hDTC Control Register 17DTCR1716906CC2hDTC Control Register 17DTCR1716906CCAhDTC Control Register 17DTCR1716906CCAhDTC				
06CB0hDTC Control Register 14DTCCR1416906CB1hDTC Block Size Register 14DTBLS1416906CB2hDTC Transfer Count Register 14DTCCT1416906CB3hDTC Transfer Count Reload Register 14DTRLD1417006CB4hDTC Source Address Register 14DTSAR1417006CB6hDTC Destination Address Register 14DTDAR1417006CB6hDTC Control Register 15DTCCR1516906CB8hDTC Control Register 15DTCL1516906CB8hDTC Transfer Count Register 15DTCCT1516906CB8hDTC Transfer Count Register 15DTRLD1517006CB6hDTC Source Address Register 15DTRLD1517006CB6hDTC Control Register 15DTRLD1517006CB6hDTC Control Register 15DTRLD1517006CB6hDTC Control Register 15DTDAR1517006CB6hDTC Control Register 16DTCCR1616906CC1hDTC Control Register 16DTCCT1616906CC2hDTC Transfer Count Reload Register 16DTRLD1617006CC3hDTC Transfer Count Reload Register 16DTRLD1617006CC2hDTC Transfer Count Reload Register 16DTRLD1617006CC3hDTC Control Register 17DTCR1716906CC3hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR17169<		DTC Destination Address Register 13	DTDAR13	170
06CB1hDTC Block Size Register 14DTBLS1416906CB2hDTC Transfer Count Register 14DTCCT1416906CB3hDTC Transfer Count Reload Register 14DTRLD1417006CB4hDTC Source Address Register 14DTSAR1417006CB6hDTC Destination Address Register 14DTDAR1417006CB6hDTC Control Register 15DTCCR1516906CB8hDTC Control Register 15DTCCT1516906CB8hDTC Transfer Count Register 15DTCCT1516906CB8hDTC Transfer Count Register 15DTRLD1517006CB6hDTC Source Address Register 15DTRLD1517006CB6hDTC Destination Address Register 15DTRLD1517006CB6hDTC Control Register 15DTRLD1517006CB6hDTC Control Register 16DTCCR1616906CC0hDTC Control Register 16DTCCR1616906CC2hDTC Control Register 16DTCCT1616906CC3hDTC Transfer Count Reload Register 16DTRLD1617006CC3hDTC Control Register 16DTCR1616906CC3hDTC Control Register 16DTCR1616906CC3hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR1716906CC4h				
06CB2hDTC Transfer Count Register 14DTCCT1416906CB3hDTC Transfer Count Reload Register 14DTRLD1417006CB4hDTC Source Address Register 14DTSAR1417006CB5hDTC Destination Address Register 14DTDAR1417006CB6hDTC Control Register 15DTCCR1516906CB9hDTC Control Register 15DTCCT1516906CB9hDTC Source Address Register 15DTCCT1516906CB4hDTC Transfer Count Register 15DTCCT1516906CB4hDTC Transfer Count Register 15DTRLD1517006CB4hDTC Source Address Register 15DTRAR1517006CB4hDTC Destination Address Register 15DTDAR1517006CB4hDTC Control Register 16DTCCR1616906CC0hDTC Control Register 16DTCCR1616906CC1hDTC Block Size Register 16DTCCT1616906CC2hDTC Transfer Count Reload Register 16DTRLD1617006CC3hDTC Transfer Count Reload Register 16DTRLD1617006CC3hDTC Control Register 17DTCR1716906CC3hDTC Control Register 17DTCR1716906CC3hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR1716906CC4hDTC Control Register 17DTCR17169 <t< td=""><td></td><td></td><td></td><td></td></t<>				
06CB3h         DTC Transfer Count Reload Register 14         DTRLD14         170           06CB4h         DTC Source Address Register 14         DTSAR14         170           06CB5h         DTC Destination Address Register 14         DTDAR14         170           06CB6h         DTC Destination Address Register 14         DTDAR14         170           06CB7h         DTC Control Register 15         DTCCR15         169           06CB8h         DTC Control Register 15         DTCCT15         169           06CBAD         DTC Transfer Count Register 15         DTRLD15         170           06CBAD         DTC Source Address Register 15         DTRLD15         170           06CBAD         DTC Destination Address Register 15         DTDAR15         170           06CBAD         DTC Destination Address Register 15         DTDAR15         170           06CBAD         DTC Control Register 16         DTCCR16         169           06CC0h         DTC Control Register 16         DTCCT16         169           06CC2h         DTC Transfer Count Reload Register 16         DTRLD16         170           06CCAh         DTC Control Register 16         DTCT16         169           06CC3h         DTC Transfer Count Reload Register 16         DTRLD16         170				
06CB4h 06CB5h         DTC Source Address Register 14         DTSAR14         170           06CB6h 06CB6h         DTC Destination Address Register 14         DTDAR14         170           06CB7h         DTC Control Register 15         DTCCR15         169           06CB8h         DTC Control Register 15         DTBLS15         169           06CB8h         DTC Transfer Count Register 15         DTCCT15         169           06CB8h         DTC Transfer Count Register 15         DTRLD15         170           06CB8h         DTC Destination Address Register 15         DTRAID5         170           06CB8h         DTC Destination Address Register 15         DTDAR15         170           06CB6H         DTC Control Register 16         DTCCR16         169           06CC0h         DTC Control Register 16         DTCCR16         169           06CC2h         DTC Transfer Count Register 16         DTCCT16         169           06CC2h         DTC Transfer Count Register 16         DTRLD16         170           06CC4h         DTC Source Address Register 16         DTRLD16         170           06CC5h         DTC Control Register 17         DTDAR16         170           06CC4h         DTC Source Address Register 17         DTRLD16         170     <		•		
O6CB5h         DTC Destination Address Register 14         DTDAR14         170           O6CB7h         DTC Control Register 15         DTCCR15         169           O6CB9h         DTC Control Register 15         DTCCT15         169           O6CB9h         DTC Block Size Register 15         DTBLS15         169           O6CB9h         DTC Transfer Count Register 15         DTCT15         169           O6CBBh         DTC Transfer Count Reload Register 15         DTRLD15         170           O6CBCh         DTC Source Address Register 15         DTDAR15         170           O6CBFh         DTC Destination Address Register 15         DTDAR15         170           O6CBFh         DTC Control Register 16         DTCCR16         169           O6CC0h         DTC Control Register 16         DTCCT16         169           O6CC2h         DTC Transfer Count Register 16         DTRLD16         170           O6CC4h         DTC Transfer Count Register 16         DTRLD16         170           O6CC5h         DTC Control Register 17         DTCR16         169           O6CC4h         DTC Transfer Count Reload Register 16         DTRLD16         170           O6CC5h         DTC Control Register 17         DTDAR16         170				-
06CB6h 06CB7h         DTC Destination Address Register 14         DTDAR14         170           06CB7h         DTC Control Register 15         DTCCR15         169           06CB8h         DTC Control Register 15         DTBLS15         169           06CB9h         DTC Block Size Register 15         DTCCT15         169           06CBAh         DTC Transfer Count Register 15         DTCCT15         169           06CBAh         DTC Transfer Count Reload Register 15         DTRLD15         170           06CBCh         DTC Destination Address Register 15         DTDAR15         170           06CBFh         DTC Control Register 16         DTCCR16         169           06CC0h         DTC Control Register 16         DTCCR16         169           06CC1h         DTC Block Size Register 16         DTCCT16         169           06CC2h         DTC Transfer Count Register 16         DTCR16         170           06CC4h         DTC Source Address Register 16         DTSAR16         170           06CC5h         DTC Destination Address Register 16         DTSAR16         170           06CC4h         DTC Control Register 17         DTCR17         169           06CC3h         DTC Control Register 17         DTCR17         169		DTC Source Address Register 14	DISAR14	170
06CB7h         DTC Control Register 15         DTCCR15         169           06CB9h         DTC Block Size Register 15         DTBLS15         169           06CB4h         DTC Transfer Count Register 15         DTCCT15         169           06CBAh         DTC Transfer Count Reload Register 15         DTRLD15         170           06CBAh         DTC Transfer Count Reload Register 15         DTRLD15         170           06CBCh         DTC Source Address Register 15         DTSAR15         170           06CBDh         DTC Destination Address Register 15         DTDAR15         170           06CBFh         DTC Control Register 16         DTCCR16         169           06CC0h         DTC Control Register 16         DTCCT16         169           06CC1h         DTC Block Size Register 16         DTCCT16         169           06CC2h         DTC Transfer Count Reload Register 16         DTRLD16         170           06CC4h         DTC Source Address Register 16         DTSAR16         170           06CC5h         DTC Destination Address Register 16         DTDAR16         170           06CC6h         DTC Control Register 17         DTCR17         169           06CC3h         DTC Control Register 17         DTCR17         169		DTO Destination Address Desister 44	DTDAD44	470
06CB8hDTC Control Register 15DTCCR1516906CB9hDTC Block Size Register 15DTBLS1516906CBAhDTC Transfer Count Register 15DTCCT1516906CBAhDTC Transfer Count Reload Register 15DTRLD1517006CBChDTC Source Address Register 15DTSAR1517006CBChDTC Destination Address Register 15DTDAR1517006CBFhDTC Control Register 16DTCCR1616906CC0hDTC Control Register 16DTCCC1616906CC1hDTC Block Size Register 16DTCCT1616906CC2hDTC Transfer Count Register 16DTCR1617006CC4hDTC Source Address Register 16DTCR1617006CC6hDTC Destination Address Register 16DTRLD1617006CC6hDTC Control Register 17DTCR1716906CC6hDTC Destination Address Register 16DTDAR1617006CC6hDTC Destination Address Register 17DTDAR1617006CC6hDTC Control Register 17DTCR1716906CC3hDTC Control Register 17DTCR1716906CC4hDTC Transfer Count Register 17DTCR1716906CC4hDTC Transfer Count Register 17DTCL1716906CC4hDTC Transfer Count Register 17DTRLD1717006CC4hDTC Transfer Count Register 17DTRLD1717006CC4hDTC Transfer Count Register 17DTRLD1717006CC4hDTC Transfer Count Register 17DTRL		DIC Destination Address Register 14	DIDAR14	170
06CB9h         DTC Block Size Register 15         DTBLS15         169           06CBAh         DTC Transfer Count Register 15         DTCCT15         169           06CBBh         DTC Transfer Count Reload Register 15         DTRLD15         170           06CBCh         DTC Source Address Register 15         DTSAR15         170           06CBDh         DTC Destination Address Register 15         DTDAR15         170           06CBFh         DTC Control Register 16         DTCCR16         169           06CC0h         DTC Control Register 16         DTCCT16         169           06CC1h         DTC Block Size Register 16         DTCCT16         169           06CC2h         DTC Transfer Count Register 16         DTCCT16         169           06CC3h         DTC Transfer Count Reload Register 16         DTRLD16         170           06CC4h         DTC Destination Address Register 16         DTSAR16         170           06CC5h         DTC Destination Address Register 16         DTDAR16         170           06CC3h         DTC Control Register 17         DTCR17         169           06CC3h         DTC Control Register 17         DTCR17         169           06CC3h         DTC Control Register 17         DTCR17         169 <t< td=""><td></td><td>DTO Occurry Devictor 45</td><td>DTOOD45</td><td>400</td></t<>		DTO Occurry Devictor 45	DTOOD45	400
06CBAh     DTC Transfer Count Register 15     DTCCT15     169       06CBBh     DTC Transfer Count Reload Register 15     DTRLD15     170       06CBCh     DTC Source Address Register 15     DTSAR15     170       06CBDh     DTC Destination Address Register 15     DTDAR15     170       06CBFh     DTC Control Register 16     DTCCR16     169       06CC0h     DTC Control Register 16     DTCCT16     169       06CC2h     DTC Transfer Count Register 16     DTCCT16     169       06CC3h     DTC Transfer Count Register 16     DTCR16     170       06CC4h     DTC Source Address Register 16     DTRLD16     170       06CC5h     DTC Source Address Register 16     DTSAR16     170       06CC6h     DTC Destination Address Register 16     DTRLD16     170       06CC6h     DTC Destination Address Register 16     DTDAR16     170       06CC6h     DTC Control Register 17     DTCR17     169       06CC9h     DTC Control Register 17     DTCR17     169       06CC4h     DTC Control Register 17     DTCCT17     169       06CC4h     DTC Control Register 17     DTCL17     169       06CC4h     DTC Transfer Count Register 17     DTCT17     169       06CC4h     DTC Transfer Count Register 17     D		-		
O6CBBh         DTC Transfer Count Reload Register 15         DTRLD15         170           06CBCh         DTC Source Address Register 15         DTSAR15         170           06CBDh         DTC Destination Address Register 15         DTDAR15         170           06CBFh         DTC Destination Address Register 15         DTDAR15         170           06CBFh         DTC Control Register 16         DTCCR16         169           06CC0h         DTC Control Register 16         DTBLS16         169           06CC2h         DTC Transfer Count Register 16         DTCR16         170           06CC3h         DTC Transfer Count Register 16         DTRLD16         170           06CC4h         DTC Source Address Register 16         DTSAR16         170           06CC5h         DTC Destination Address Register 16         DTDAR16         170           06CC6h         DTC Control Register 17         DTCR17         169           06CC7h         DTC Source Address Register 17         DTCR17         169           06CC4h         DTC Control Register 17         DTCCT17         169           06CC4h         DTC Control Register 17         DTCL17         169           06CC4h         DTC Transfer Count Register 17         DTRLD17         170 <t< td=""><td></td><td></td><td></td><td></td></t<>				
O6CBCh O6CBDh         DTC Source Address Register 15         DTSAR15         170           O6CBDh         DTC Destination Address Register 15         DTDAR15         170           O6CBFh         DTC Destination Address Register 15         DTDAR15         170           O6CBFh         DTC Control Register 16         DTCCR16         169           06CC0h         DTC Control Register 16         DTCCT16         169           06CC2h         DTC Transfer Count Register 16         DTCR16         170           06CC3h         DTC Transfer Count Reload Register 16         DTRLD16         170           06CC4h         DTC Source Address Register 16         DTSAR16         170           06CC5h         DTC Destination Address Register 16         DTDAR16         170           06CC6h         DTC Control Register 17         DTCR17         169           06CC9h         DTC Control Register 17         DTCR17         169           06CC9h         DTC Source Address Register 17         DTCCT17         169           06CCAh         DTC Transfer Count Reload Register 17         DTRLD17         170           06CCAh         DTC Transfer Count Reload Register 17         DTRLD17         170           06CCAh         DTC Transfer Count Reload Register 17         DTRLD17		ç		
OGCBDh         DTC Destination Address Register 15         DTDAR15         170           OGCBFh         DTC Control Register 16         DTCCR16         169           OGCC0h         DTC Control Register 16         DTCCT16         169           OGCC2h         DTC Transfer Count Register 16         DTCCT16         169           OGCC3h         DTC Transfer Count Reload Register 16         DTRLD16         170           OGCC4h         DTC Source Address Register 16         DTSAR16         170           OGCC5h         DTC Control Register 17         DTDAR16         170           OGCC6h         DTC Destination Address Register 16         DTDAR16         170           OGCC6h         DTC Control Register 17         DTCR17         169           OGCC6h         DTC Control Register 17         DTCCR17         169           OGCC6h         DTC Control Register 17         DTCCT17         169           OGCC6h         DTC Transfer Count Register 17         DTCCT17         169           OGCCAh         DTC Transfer Count Register 17         DTCL17         170           OGCCAh         DTC Transfer Count Register 17         DTRLD17         170           OGCCAh         DTC Transfer Count Reload Register 17         DTRLD17         170		÷		
06CBEh 06CBFh         DTC Destination Address Register 15         DTDAR15         170           06CBFh         DTC Control Register 16         DTCCR16         169           06CC0h         DTC Control Register 16         DTCCR16         169           06CC1h         DTC Block Size Register 16         DTCCT16         169           06CC2h         DTC Transfer Count Register 16         DTCCT16         169           06CC3h         DTC Transfer Count Reload Register 16         DTRLD16         170           06CC4h         DTC Source Address Register 16         DTSAR16         170           06CC5h         DTC Control Register 17         DTDAR16         170           06CC6h         DTC Control Register 17         DTCR17         169           06CC9h         DTC Block Size Register 17         DTCCT17         169           06CC4h         DTC Transfer Count Register 17         DTCCT17         169           06CC4h         DTC Transfer Count Register 17         DTCT17         169           06CC4h         DTC Transfer Count Register 17         DTCL17         170           06CC4h         DTC Transfer Count Register 17         DTRLD17         170           06CC4h         DTC Transfer Count Reload Register 17         DTRLD17         170		DIO COULCE AUGIESS IVEGISIEI 13	DIGARIO	170
O6CBFh         D           06CC0h         DTC Control Register 16         DTCCR16         169           06CC1h         DTC Block Size Register 16         DTBLS16         169           06CC2h         DTC Transfer Count Register 16         DTCCT16         169           06CC3h         DTC Transfer Count Register 16         DTRLD16         170           06CC4h         DTC Source Address Register 16         DTSAR16         170           06CC5h         DTC Destination Address Register 16         DTDAR16         170           06CC6h         DTC Control Register 17         DTCCR17         169           06CC9h         DTC Block Size Register 17         DTCR17         169           06CC9h         DTC ITransfer Count Register 17         DTCCT17         169           06CC9h         DTC Transfer Count Register 17         DTCCT17         169           06CC9h         DTC Transfer Count Register 17         DTRLD17         170           06CC9h         DTC Source Address Register 17         DTRLD17         170           06CCCh         DTC Source Address Register 17         DTSAR17         170           06CCPh         DTC Destination Address Register 17         DTDAR17         170           06CCCh         DTC Destination Address Registe		DTC Destination Address Register 15	DTDAR15	170
06CC0h         DTC Control Register 16         DTCCR16         169           06CC1h         DTC Block Size Register 16         DTBLS16         169           06CC2h         DTC Transfer Count Register 16         DTCCT16         169           06CC3h         DTC Transfer Count Reload Register 16         DTRLD16         170           06CC4h         DTC Source Address Register 16         DTSAR16         170           06CC5h         DTC Destination Address Register 16         DTDAR16         170           06CC7h         DTC Control Register 17         DTCCR17         169           06CC8h         DTC Control Register 17         DTCCR17         169           06CC9h         DTC Block Size Register 17         DTCCT17         169           06CC8h         DTC Transfer Count Register 17         DTCT17         169           06CC8h         DTC Transfer Count Register 17         DTRLD17         170           06CC8h         DTC Transfer Count Reload Register 17         DTRLD17         170           06CC9h         DTC Source Address Register 17         DTSAR17         170           06CC9h         DTC Destination Address Register 17         DTDAR17         170           06CCPh         DTC Destination Address Register 17         DTDAR17         170		2. C Domination Address Register 10	DIDANIJ	110
06CC1h         DTC Block Size Register 16         DTBLS16         169           06CC2h         DTC Transfer Count Register 16         DTCCT16         169           06CC3h         DTC Transfer Count Reload Register 16         DTRLD16         170           06CC4h         DTC Source Address Register 16         DTSAR16         170           06CC5h         DTC Destination Address Register 16         DTDAR16         170           06CC6h         DTC Control Register 17         DTCCR17         169           06CC9h         DTC Block Size Register 17         DTCCR17         169           06CC9h         DTC Control Register 17         DTCCT17         169           06CC8h         DTC Transfer Count Register 17         DTCCT17         169           06CC8h         DTC Transfer Count Register 17         DTCT17         169           06CC8h         DTC Transfer Count Register 17         DTRLD17         170           06CC9h         DTC Source Address Register 17         DTSAR17         170           06CC0h         DTC Destination Address Register 17         DTDAR17         170           06CCPh         DTC Destination Address Register 17         DTDAR17         170		DTC Control Register 16	DTCCR16	169
O6CC2h         DTC Transfer Count Register 16         DTCCT16         169           06CC3h         DTC Transfer Count Reload Register 16         DTRLD16         170           06CC4h         DTC Source Address Register 16         DTSAR16         170           06CC5h         DTC Destination Address Register 16         DTDAR16         170           06CC6h         DTC Control Register 17         DTCCR17         169           06CC9h         DTC Control Register 17         DTCCT17         169           06CC9h         DTC Transfer Count Register 17         DTCCT17         169           06CC8h         DTC Transfer Count Register 17         DTCCT17         169           06CC8h         DTC Transfer Count Register 17         DTCT17         170           06CC8h         DTC Transfer Count Register 17         DTRLD17         170           06CC9h         DTC Source Address Register 17         DTSAR17         170           06CC0h         DTC Destination Address Register 17         DTDAR17         170           06CCPh         DTC Destination Address Register 17         DTDAR17         170				
O6CC3h         DTC Transfer Count Reload Register 16         DTRLD16         170           O6CC4h         DTC Source Address Register 16         DTSAR16         170           O6CC5h         DTC Destination Address Register 16         DTDAR16         170           O6CC6h         DTC Destination Address Register 16         DTDAR16         170           O6CC7h         DTC Control Register 17         DTCCR17         169           O6CC8h         DTC Control Register 17         DTCCT17         169           O6CCAh         DTC Transfer Count Register 17         DTCCT17         169           O6CCBh         DTC Source Address Register 17         DTRLD17         170           O6CCCh         DTC Source Address Register 17         DTSAR17         170           O6CCCh         DTC Source Address Register 17         DTSAR17         170           O6CCDh         DTC Destination Address Register 17         DTDAR17         170           O6CCFh         DTC Destination Address Register 17         DTDAR17         170		-		
O6CC4h 06CC5h         DTC Source Address Register 16         DTSAR16         170           06CC5h         DTC Destination Address Register 16         DTDAR16         170           06CC6h 06CC7h         DTC Control Register 17         DTCR17         169           06CC8h         DTC Control Register 17         DTBLS17         169           06CC9h         DTC Transfer Count Register 17         DTCCT17         169           06CC8h         DTC Transfer Count Register 17         DTRLD17         170           06CC8h         DTC Source Address Register 17         DTRLD17         170           06CC9h         DTC Source Address Register 17         DTSAR17         170           06CC9h         DTC Destination Address Register 17         DTDAR17         170           06CC9h         DTC Destination Address Register 17         DTDAR17         170		÷	-	
O6CC5h         DTC Destination Address Register 16         DTDAR16         170           06CC7h         DTC Control Register 17         DTCCR17         169           06CC9h         DTC Control Register 17         DTBLS17         169           06CC9h         DTC Block Size Register 17         DTCCT17         169           06CC8h         DTC Transfer Count Register 17         DTCCT17         169           06CC8h         DTC Transfer Count Register 17         DTRLD17         170           06CC9h         DTC Source Address Register 17         DTSAR17         170           06CC9h         DTC Destination Address Register 17         DTDAR17         170           06CCFh         DTC Destination Address Register 17         DTDAR17         170				
06CC6h 06CC7h         DTC Destination Address Register 16         DTDAR16         170           06CC7h         DTC Control Register 17         DTCCR17         169           06CC9h         DTC Block Size Register 17         DTBLS17         169           06CC4h         DTC Transfer Count Register 17         DTCCT17         169           06CC8h         DTC Transfer Count Register 17         DTCCT17         169           06CC8h         DTC Transfer Count Register 17         DTRLD17         170           06CC9h         DTC Source Address Register 17         DTSAR17         170           06CC9h         DTC Destination Address Register 17         DTDAR17         170           06CCFh         DTC Destination Address Register 17         DTDAR17         170				-
O6CC7h         DTC Control Register 17         DTCCR17         169           06CC9h         DTC Block Size Register 17         DTBLS17         169           06CC4h         DTC Transfer Count Register 17         DTCCT17         169           06CC4h         DTC Transfer Count Register 17         DTCCT17         169           06CC4h         DTC Transfer Count Reload Register 17         DTRLD17         170           06CC4h         DTC Source Address Register 17         DTSAR17         170           06CC4h         DTC Destination Address Register 17         DTDAR17         170           06CCFh         TC Destination Address Register 17         DTDAR17         170		DTC Destination Address Register 16	DTDAR16	170
06CC8h         DTC Control Register 17         DTCCR17         169           06CC9h         DTC Block Size Register 17         DTBLS17         169           06CCAh         DTC Transfer Count Register 17         DTCCT17         169           06CCBh         DTC Transfer Count Register 17         DTCCT17         169           06CCBh         DTC Transfer Count Reload Register 17         DTRLD17         170           06CCCh         DTC Source Address Register 17         DTSAR17         170           06CCDh         DTC Destination Address Register 17         DTDAR17         170           06CCFh         TC Destination Address Register 17         DTDAR17         170		······································		-
06CC9h         DTC Block Size Register 17         DTBLS17         169           06CCAh         DTC Transfer Count Register 17         DTCCT17         169           06CCBh         DTC Transfer Count Register 17         DTRLD17         170           06CCCh         DTC Source Address Register 17         DTSAR17         170           06CCDh         DTC Destination Address Register 17         DTDAR17         170           06CCFh         DTC Destination Address Register 17         DTDAR17         170		DTC Control Register 17	DTCCR17	169
O6CCAh         DTC Transfer Count Register 17         DTCCT17         169           O6CCBh         DTC Transfer Count Reload Register 17         DTRLD17         170           O6CCCh         DTC Source Address Register 17         DTSAR17         170           O6CCDh         DTC Destination Address Register 17         DTDAR17         170           O6CCEh         DTC Destination Address Register 17         DTDAR17         170		•	-	
O6CCBh         DTC Transfer Count Reload Register 17         DTRLD17         170           06CCCh         DTC Source Address Register 17         DTSAR17         170           06CCDh         DTC Destination Address Register 17         DTDAR17         170           06CCFh         DTC Destination Address Register 17         DTDAR17         170				
O6CCCh         DTC Source Address Register 17         DTSAR17         170           O6CCDh         DTC Destination Address Register 17         DTDAR17         170           O6CCFh         DTC Destination Address Register 17         DTDAR17         170		-		
O6CCDh         DTC Destination Address Register 17         DTDAR17         170           06CCFh         Contraction Address Register 17         DTDAR17         170				
06CCEh DTC Destination Address Register 17 DTDAR17 170 06CCFh		-		
		DTC Destination Address Register 17	DTDAR17	170
lote:	06CCFh			
	Note:		•	

Address	Register Name	Symbol	Page
06CD0h	DTC Control Register 18	DTCCR18	169
06CD1h	DTC Block Size Register 18	DTBLS18	169
06CD2h	DTC Transfer Count Register 18	DTCCT18	169
06CD3h	DTC Transfer Count Reload Register 18	DTRLD18	170
06CD4h	DTC Source Address Register 18	DTSAR18	170
06CD5h			
06CD6h	DTC Destination Address Register 18	DTDAR18	170
06CD7h			
06CD8h	DTC Control Register 19	DTCCR19	169
06CD9h	DTC Block Size Register 19	DTBLS19	169
06CDAh	DTC Transfer Count Register 19	DTCCT19	169
06CDBh	DTC Transfer Count Reload Register 19	DTRLD19	170
06CDCh	DTC Source Address Register 19	DTSAR19	170
06CDDh			
06CDEh	DTC Destination Address Register 19	DTDAR19	170
06CDFh			
06CE0h	DTC Control Register 20	DTCCR20	169
06CE1h	DTC Block Size Register 20	DTBLS20	169
06CE2h	DTC Transfer Count Register 20	DTCCT20	169
06CE3h	DTC Transfer Count Reload Register 20	DTRLD20	170
06CE4h	DTC Source Address Register 20	DTSAR20	170
06CE5h			
06CE6h	DTC Destination Address Register 20	DTDAR20	170
06CE7h			
06CE8h	DTC Control Register 21	DTCCR21	169
06CE9h	DTC Block Size Register 21	DTBLS21	169
06CEAh	DTC Transfer Count Register 21	DTCCT21	169
06CEBh	DTC Transfer Count Reload Register 21	DTRLD21	170
06CECh	DTC Source Address Register 21	DTSAR21	170
06CEDh			
06CEEh	DTC Destination Address Register 21	DTDAR21	170
06CEFh			
06CF0h	DTC Control Register 22	DTCCR22	169
06CF1h	DTC Block Size Register 22	DTBLS22	169
06CF2h	DTC Transfer Count Register 22	DTCCT22	169
06CF3h	DTC Transfer Count Reload Register 22	DTRLD22	170
06CF4h	DTC Source Address Register 22	DTSAR22	170
06CF5h			
06CF6h	DTC Destination Address Register 22	DTDAR22	170
06CF7h	-		
06CF8h	DTC Control Register 23	DTCCR23	169
06CF9h	DTC Block Size Register 23	DTBLS23	169
06CFAh	DTC Transfer Count Register 23	DTCCT23	169
06CFBh	DTC Transfer Count Reload Register 23	DTRLD23	170
06CFCh	DTC Source Address Register 23	DTSAR23	170
06CFDh			
06CFEh	DTC Destination Address Register 23	DTDAR23	170
06CFFh	-		
06D00h			
to			
06DFFh			
:		1	
0FFDBh	Option Function Select Register 2	OFS2	37, 47,
		1	78
	Ontion Evention Select Devictor	050	20.40
0FFFFh	Option Function Select Register	OFS	38, 48, 65, 79,
			636
		+	000

# RENESAS

R8C/36T-A Group RENESAS MCU

# 1. Overview

### 1.1 Features

The R8C/36T-A Group of single-chip microcontrollers (MCUs) incorporates the R8C CPU core, which provides sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, the CPU core is capable of executing instructions at high speed. In addition, it features a multiplier for high-speed arithmetic processing. Power consumption is low, and additional power control is possible by selecting the operating mode. The R8C/36T-A Group is also designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface on the same chip, reduces the number of system components.

The R8C/36T-A Group integrates a sensor control unit, which enables detection of the floating capacitance of the electrostatic capacitive touch electrode.

This group also has on-chip data flash (1 KB  $\times$  4 blocks) with background operation (BGO) function.

#### 1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



## 1.1.2 Specifications

Tables 1.1 and 1.2 outline Specifications.

Item	Function	Description			
CPU	Central processing unit	R8C CPU core• Number of fundamental instructions: 89• Minimum instruction execution time: 50 ns (CPU clock = 20 MHz, VCC = 2.7 V to 5.5 V) 200 ns (CPU clock = 5 MHz, VCC = 1.8 V to 5.5 V)• Multiplier: 16 bits × 16 bits $\rightarrow$ 32 bits• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits $\rightarrow$ 32 bits• Operating mode: Single-chip mode (address space: 1 Mbyte)			
Memory	ROM, RAM, data flash	Refer to Table 1.3 Product List.			
Voltage detection	Voltage detection circuit	<ul> <li>Power-on reset</li> <li>Voltage detection with three check points (the detection levels for voltage detection 0 and voltage detection 1 can be selected.)</li> </ul>			
I/O ports	Programmable I/O ports	<ul> <li>Input only: 1</li> <li>CMOS I/O: 59, selectable pull-up resistor</li> <li>High current drive ports: 59</li> </ul>			
Clock	Clock generation circuits	<ul> <li>4 circuits: XIN clock oscillation circuit, XCIN clock oscillation circuit, high-speed on-chip oscillator (with frequency adjustment function), low-speed on-chip oscillator</li> <li>Oscillation stop detection: XIN clock oscillation stop detection function</li> <li>Frequency divider circuit: Divided by 1, 2, 4, 8, or 16 can be selected</li> <li>Low-power mode: Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode</li> </ul>			
Interrupts		<ul> <li>Number of interrupt vectors: <u>69</u></li> <li>External interrupt inputs: 9 (INT × 5, key input × 4)</li> <li>Priority levels: 7</li> </ul>			
Event link con	troller (ELC)	<ul> <li>Events output from peripheral functions can be linked to events input to different peripheral functions.</li> <li>(30 sources × 10 types of event link operations)</li> <li>Events can be handled independently from interrupt requests.</li> </ul>			
Watchdog tim	er	<ul> <li>14 bits × 1</li> <li>Selectable reset start function</li> <li>Selectable low-speed on-chip oscillator for the watchdog timer</li> </ul>			
DTC (data tra	nsfer controller)	<ul> <li>1 channel</li> <li>Activation sources: 27</li> <li>Transfer modes: 2 (normal mode, repeat mode)</li> </ul>			
Timer	Timers RJ_0	<ul> <li>16 bits x 1: 1 circuit integrated on-chip</li> <li>Timer mode (periodic timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode</li> </ul>			
	Timer RB2_0	16 bits x 1: 1 circuit integrated on-chip Timer mode (periodic timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode			
	Timers RC_0	16 bits (with 4 capture/compare registers) × 1: 1 circuit integrated on-chip Timer mode (input capture function, output compare function), PWM mode (output: 3 pins), PWM2 mode (PWM output: 1 pin)			
	Timer RE2	8 bits x 1 Compare match timer mode, real-time clock mode			

Table 1.1Specifications (1)

Item	Function	Description			
Serial interface	UART0_0 and UART0_1	2 channels Clock synchronous serial I/O mode, clock asynchronous serial I/O mode			
	UART2	1 channel Clock synchronous serial I/O mode, clock asynchronous serial I/O mode, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), multiprocessor communication mode			
Clock Synchronous	(SSU) SSU_0	1 channel (also used for the I <sup>2</sup> C bus)			
serial interface	(I <sup>2</sup> C bus) I <sup>2</sup> C_0	1 channel (also used for the SSU)			
LIN module	HW-LIN_0	Hardware LIN 1 channel (timer RJ_0, UART0_0, or UART0_1 used)			
A/D converter		Resolution: 10 bits x 12 channels, sample and hold function, sweep mode			
Comparator B		2 circuits			
Touch Sensor co	ontrol unit (TSCU)	System CH $\times$ 4, electrostatic capacitive touch detection $\times$ 28			
CRC calculator		CRC-CCITT (X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1), CRC-16 (X <sup>16</sup> + X <sup>15</sup> + X <sup>2</sup> + 1) compliant			
Flash memory		<ul> <li>Program/erase voltage: VCC = 2.7 V to 5.5 V</li> <li>Program/erase endurance: 10,000 times (data flash) 1,000 times (program ROM)</li> <li>Program security: ROM code protect, ID code check</li> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> <li>BGO (background operation) function (data flash)</li> </ul>			
Operating freque Power supply vo		CPU clock = 20 MHz (VCC = 2.7 V to 5.5 V) CPU clock = 5 MHz (VCC = 1.8 V to 5.5 V)			
Current consumption		Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 4.0 $\mu$ A (VCC = 3.0 V, wait mode f(XCIN) = 32 kHz) Typ. 2.2 $\mu$ A (VCC = 3.0 V, stop mode)			
Operating ambie	ent temperature	-20°C to 85°C (N version) -40°C to 85°C (D version) <sup>(1)</sup>			
Package		64-pin LQFP Package code: PLQP0064KB-A (previous code: 64P6Q-A) Package code: PLQP0064GA-A (previous code: 64P6U-A)			

 Table 1.2
 Specifications (2)

Note:

1. Specify the D version if it is to be used.




### 1.2 Product List

Table 1.3 lists product information. Figure 1.1 shows the Product Part Number Structure.

#### Table 1.3 Product List

#### Current of Oct 2011

Part No.	Internal RO	M Capacity	Internal RAM	Package Type	Remarks
Fait NO.	Program ROM	Data Flash	Capacity	Fackage Type	Remarks
R5F21368SNFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A	N version
R5F2136ASNFP	96 Kbytes		8 Kbytes	-	
R5F2136CSNFP	128 Kbytes		10 Kbytes		
R5F21368SNFA	64 Kbytes		6 Kbytes	PLQP0064GA-A	1
R5F2136ASNFA	96 Kbytes		8 Kbytes		
R5F2136CSNFA	128 Kbytes		10 Kbytes		
R5F21368SDFP	64 Kbytes		6 Kbytes	PLQP0064KB-A	D version
R5F2136ASDFP	96 Kbytes		8 Kbytes		
R5F2136CSDFP	128 Kbytes		10 Kbytes		
R5F21368SDFA	64 Kbytes		6 Kbytes	PLQP0064GA-A	
R5F2136ASDFA	96 Kbytes		8 Kbytes	1	
R5F2136CSDFA	128 Kbytes		10 Kbytes		







### 1.3 Block Diagram

Figure 1.2 shows the Block Diagram.





Figure 1.2 Block Diagram



# 1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Tables 1.4 to 1.6 list the Pin Name Information by Pin Number.



### Figure 1.3 Pin Assignment (Top View)



1	1	1					-			•			1						
Port	Pin No.			INT						RT0						UART2			
FUIL	FIII NO.	INT0	INT1	INT2	INT3	INT4	TXD_0	TXD_1	RXD 0	RXD_1	CLK_0	CLK_1	TXD2	RXD2	CTS2	RTS2	SDA2	SCL2	CLK2
<b>D</b> 0 0	50				-			_		_						-	-		
P0_0	56																		
P0_1	55							TXD_1											
P0_2	54									RXD_1									
P0_3	53											CLK_1							
P0_4	52																		
P0_5	51																		
P0_6	50																		
P0_7	49																		
P1_0	48																		
P1_1	47																		
P1_2	46																		
P1_3	45																		
P1_4	44						TXD_0												
			INITA																
P1_5	43		INT1						RXD_0										
P1_6	42										CLK_0								
			INIT1																
P1_7	41		INT1																l
P2_0	27	1	INT1	1	1	1			1				1	1	1	1		1	
P2_1	26																		
P2_2	25																		
P2_3	24																		
P2_4	23																		
P2_5	22																		
																			l
P2_6	21																		
P2_7	20																		
P3_0	1																		
P3_1	29																		
			INT1	INT2															
P3_2	64		INTI	INTZ															
P3_3	19				INT3										CTS2	RTS2			
P3_4	18												TXD2	RXD2			SDA2	SCL2	
													TADZ	KAD2			3DAZ	30LZ	
P3_5	17																		CLK2
P3_6	28																		
P3_7	16												TXD2	RXD2			SDA2	SCL2	
P4_2	2																		
P4_3	4																		
P4_4	5																		
P4_5	40	INT0												RXD2				SCL2	
P4_6	9																		
P4_7	7																		
P5_0	15			1	1	1			1				1	1		1		1	
																			1
P5_1	14																		
P5_2	13			1	1	1			1				1	1		1		1	
P5_3	12															1		1	1
P5_4	11																		
P5_6	63																		
			-																
P5_7	62																		
P6_0	61																		
			-																
P6_1	60											L					L		I
P6_2	59											CLK_1							
								TVE											1
P6_3	58							TXD_1				ļ					ļ		l
P6_4	57	1		1	1	1			1	RXD_1			1	1	1	1		1	
P6_5	39					INT4													CLK2
			L			11114						CLK_1							ULN2
P6_6	38			INT2	1	1			1				TXD2	1		1	SDA2	1	
P6_7	37				INT3							1					1		1
					61711														
P8_0	36	1		1	1	1			1				1	1	1	1		1	
	35				1	1			1				1	1		1		1	1
D9 4																			
P8_1		1																	
P8_1 P8_2	34																		
P8_2																			1
P8_2 P8_3	33																		
P8_2																			
P8_2 P8_3 P8_4	33 32																		
P8_2 P8_3	33																		

## Table 1.4 Pin Name Information by Pin Number (INT, URAT0, and UART2)



<b>D</b>	<b>D</b> 12			SSL	J/I <sup>2</sup> C			Time	er RJ	Timer RB2
Port	Pin No.	SCL_0	SDA_0	SSI_0	SCS_0	SSCK_0	SSO_0	TRJO_0	TRJIO_0	TRBO_0
P0_0	56									
P0_1	55									
P0_2	54									
P0_3	53									
P0_4	52									
P0_5	51									
P0_6	50									
P0_7 P1_0	49 48									
P1_1	40									
P1_2	46									
P1_3	45									TRBO_0
P1_4	44									
P1_5	43								TRJIO_0	
P1_6	42									
P1_7	41									
P2_0	27									
P2_1	26									
P2_2	25									
P2_3	24									
P2_4	23									
P2_5	22									
P2_6	21									
P2_7	20 1							TRIO A		
P3_0 P3_1	29							TRJO_0		
P3_2	64								TRJIO_0	
P3_3	19				SCS_0				1100_0	
P3_4	18			SSI_0						
P3_5	17	SCL_0				SSCK_0				
P3_6	28									
P3_7	16		SDA_0				SSO_0			
P4_2	2									
P4_3	4									
P4_4	5									
P4_5	40									
P4_6	9									
P4_7	7									
P5_0	15									
P5_1	14									
P5_2	13				l					
P5_3 P5_4	12 11									
P5_4 P5_6	63									
P5_0	62				L					
P6_0	61	1						1	1	
P6_1	60		İ	İ		İ	İ			
P6_2	59									
P6_3	58									
 P6_4	57									
P6_5	39									
P6_6	38									
P6_7	37									
P8_0	36									
P8_1	35									
P8_2	34									
P8_3	33									
P8_4	32									
P8_5	31				ļ					
P8_6	30									

### Table 1.5Pin Name Information by Pin Number (SSU/I<sup>2</sup>C, Timer RJ, and Timer RB2)

Port	Pin No.	TRCCLK_0	TRCIOA_0	Time TRCIOB_0	er RC TRCIOC_0	TRCIOD_0	TRCTRG_0	Timer RE2 TMRE20		Others	
P0_0	56	INCOLIN_0	TRCIOA_0	Intolob_0	11000_0	Intolob_0	TRCTRG_0	TWITEEO	AN7		
P0_1	55		TRCIOA_0				TRCTRG_0		AN6		
P0_1	54		TRCIOA_0				TRCTRG_0		AN5		
P0_2	53		TREIDA_0	TRCIOB_0			Incind_0		AN4		
P0_3	52			TRCIOB_0				TMRE2O	AN4 AN3		
								TWIRE20			
P0_5	51			TRCIOB_0					AN2		
P0_6	50					TRCIOD_0			AN1		
P0_7	49				TRCIOC_0				AN0		
P1_0	48					TRCIOD_0			AN8	KIO	
P1_1	47		TRCIOA_0				TRCTRG_0		AN9	KI1	
P1_2	46			TRCIOB_0					AN10	KI2	
P1_3	45				TRCIOC_0				AN11	KI3	
P1_4	44	TRCCLK_0									
P1_5	43										
P1_6	42								IVREF1		CH00
P1_7	41								IVCMP1		CH01
P2_0	27			TRCIOB_0							CH16
P2_1	26				TRCIOC_0						CH17
P2_2	25					TRCIOD_0					CH18
- P2_3	24										CH19
P2_4	23										CH20
P2_5	22										CH21
P2_6	21			1	1	1					CH22
P2_7	20										CH23
P3_0	1										CH23 CH24
	29										CH24 CH10
P3_1											
P3_2	64										CH25
P3_3	19	TRCCLK_0							IVCMP3		
P3_4	18				TRCIOC_0				IVREF3		
P3_5	17					TRCIOD_0					
P3_6	28										CH11
P3_7	16										
P4_2	2								VREF		
P4_3	4								XCIN		
P4_4	5								XCOUT		
P4_5	40								ADTRG		CH02
P4_6	9								XIN		
P4_7	7								XOUT		
P5_0	15	TRCCLK_0									
P5_1	14		TRCIOA_0				TRCTRG_0				
P5_2	13			TRCIOB_0							
 P5_3	12				TRCIOC_0						
P5_4	11					TRCIOD_0					
P5_6	63										CH27
P5_7	62			1	1	1					CH28
P6_0	61			1	1	1		TMRE20			CH31
P6_1	60			ł	ł	ł					CH32
P6_2	59										CH32
P6_3	58										CH33 CH34
P6_3 P6_4	57										CH34 CH35
				TROOP	<u> </u>	<u> </u>					
P6_5	39			TRCIOB_0	TROICC						CH03
P6_6	38				TRCIOC_0	TR 017 - 1					CH04
P6_7	37					TRCIOD_0					CH05
P8_0	36										CH06
P8_1	35										CH07
P8_2	34										CHxA0
P8_3	33										CHxA1
P8_4	32										CHxB
P8_5	31										CHxC
	30				1	1					CH08

# Table 1.6 Pin Name Information by Pin Number (Timer RC, Timer RE2, and Others)



## 1.5 Pin Functions

Tables 1.7 and 1.8 list Pin Functions.

Table 1.7	Pin Functions (1)
-----------	-------------------

Item	Pin Name	I/O	Description
Power supply input	VCC, VSS	_	Apply 1.8 V through 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply input for the A/D converter. Connect a capacitor between pins AVCC and AVSS.
Reset input	RESET	I	Applying a low level to this pin resets the MCU.
MODE	MODE	I	Connect this pin to the VCC pin via a resistor.
XIN clock input	XIN	I	I/O for the XIN clock generation circuit.
XIN clock output	XOUT	I/O	Connect a ceramic resonator or a crystal oscillator between pins XIN and XOUT. <sup>(1)</sup> To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XCIN clock input	XCIN	I	I/O for the XCIN clock generation circuit.
XCIN clock output	XCOUT	I/O	Connect a crystal oscillator between pins XCIN and XCOUT. <sup>(1)</sup> To use an external clock, input it to the XCOUT pin and leave the XCIN pin open.
INT interrupt input	INT0 to INT4	I	INT interrupt input.
Key input interrupt	KI0 to KI3	I	Key input interrupt input.
Timer RJ_0	TRJIO_0	I/O	Input/output for timer RJ.
	TRJO_0	0	Output for timer RJ.
Timer RB2_0	TRBO_0	0	Output for timer RB2.
Timer RC_0	TRCCLK_0	I	External clock input.
	TRCTRG_0	I	External trigger input.
	TRCIOA_0, TRCIOB_0, TRCIOC_0, TRCIOD_0	I/O	Input/output for timer RC.
Timer RE2	TMRE2O	0	Divided clock output.
Serial interface	CLK_0, CLK_1	I/O	Transfer clock input/output.
(UART0)	RXD_0, RXD_1	I	Serial data input.
	TXD_0, TXD_1	0	Serial data output.
Serial interface	CTS2	I	Input for transmission control.
(UART2)	RTS2	0	Output for reception control.
	SCL2	I/O	I <sup>2</sup> C mode clock input/output.
	SDA2	I/O	I <sup>2</sup> C mode data input/output.
	RXD2	I	Serial data input.
	TXD2	0	Serial data output.
	CLK2	I/O	Transfer clock input/output.
Synchronous serial	SSI_0	I/O	Data input/output.
communication unit	SCS_0	I/O	Chip-select input/output.
(SSU_0)	SSCK_0	I/O	Clock input/output.
	SSO_0	I/O	Data input/output.
I <sup>2</sup> C bus (I <sup>2</sup> C_0)	SCL_0	I/O	Clock input/output.
	SDA_0	I/O	Data input/output.
Reference voltage input	VREF	I	Reference voltage input for the A/D converter.
Note:			

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.




	.,		
Item	Pin Name	I/O	Description
A/D converter	AN0 to AN11	1	Analog input for the A/D converter.
	ADTRG	I	External trigger input for the A/D converter.
Comparator B	IVCMP1, IVCMP3	I	Analog voltage input for comparator B.
	IVREF1, IVREF3	I	Reference voltage input for comparator B.
Touch sensor control unit	CHxA0, CHxA1, CHxB, CHxC	I/O	Control pins for electrostatic capacitive touch detection.
	CH00 to CH08, CH10, CH11, CH16 to CH25, CH27, CH28, CH31 to CH35	1	Electrostatic capacitive touch detection pins.
I/O ports	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_0 to P5_4, P5_6, P5_7, P6_0 to P6_7, P8_0 to P8_6	I/O	8-bit CMOS input/output ports. Each port has an I/O select direction register, enabling switching input and output for each pin. For input ports, the presence or absence of a pull-up resistor can be selected by a program. All ports can be used as LED drive (high drive) ports.
Input port	P4_2	I	Input-only port.


# Table 1.8Pin Functions (2)



# 2. Central Processing Unit (CPU)

Figure 2.1 shows the 13 CPU Registers. The registers R0, R1, R2, R3, A0, A1, and FB form a single register bank. The CPU has two register banks.







## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 through R3. R0 can be split into high-order (R0H) and low-order (R0L) registers to be used separately as 8-bit data registers. The same applies to R1H and R1L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). Similarly, R3 and R1 can be used as a 32-bit data register.

# 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 functions in the same manner as A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is a 16-bit register used for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

# 2.5 Program Counter (PC)

PC is a 20-bit register that indicates the address of the next instruction to be executed.

### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of the FLG register is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

### 2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated in the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. It must only be set to 0.

# 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0. Otherwise it is set to 0.

# 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value. Otherwise it is set to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow. Otherwise it is set to 0.



# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts. Interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is 0. USP is selected when the U flag is 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction for a software interrupt numbered from 0 to 31 is executed.

## 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns eight processor interrupt priority levels from 0 to 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

The write value must be 0. The read value is undefined.



# 3. Address Space

## 3.1 Memory Map

Figure 3.1 shows the Memory Map. The R8C/36T-A Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. Up to 32 Kbytes of the internal ROM (program ROM) is allocated at lower addresses, beginning with address 0FFFFh. The area in excess of 32 Kbytes is allocated at higher addresses, beginning with address 10000h. For example, a 64-Kbyte internal ROM is allocated at addresses 08000h to 17FFFh.

The fixed interrupt vector table is allocated at addresses 0FFDCh to 0FFFFh. The start address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated at addresses 07000h to 07FFFh.

The internal RAM is allocated at higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM is allocated at addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated at addresses 00000h to 02FFFh and addresses 06800h to 06FFFh. Peripheral function control registers are allocated here. All unallocated locations within the SFRs are reserved and cannot be accessed by users.

00000h SFR 002FFh 00400h Internal RAM 0XXXXh 06800h SFR (2) 0FFDCh 06FFFh Undefined instruction H 07000h Ξ Overflow Internal ROM Η **BRK** instruction (data flash) ( Address match Η 07FFFh Single-step Watchdog timer, oscillation stop detection, voltage monitor 0YYYYh Address break Internal ROM (Reserved) (program ROM) Reset OFFFF 0FFFFh Internal ROM (program ROM) ZZZZZł FFFFF Notes: 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte). 2. Addresses 06800h to 06FFFh are used for the ELC, DTC, and TSCU SFR areas. 3. The blank areas are reserved. No access is allowed. Internal ROM Internal RAM Part Number Capacity Address 0YYYYh Address ZZZZZh Capacity Address 0XXXXh R5F21368SNFP/FA, R5F21368SDFP/FA 64 Kbytes 08000h 17FFFh 6 Kbytes 01BFFh R5F21368SNFP/FA, R5F21368SDFP/FA 96 Kbytes 08000h 1FFFFh 8 Kbytes 023FFh R5F21368SNFP/FA, R5F21368SDFP/FA 128 Kbytes 08000h 27FFFh 10 Kbytes 02BFFh

Figure 3.1 Memory Map



### 3.2 Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 3.1 to 3.16 list the SFR Information. Table 3.17 lists the ID code Area, Option Function Select Area.

Table 5.				
Address	Symbol	Register Name	After Reset	Remarks
00000h				
00001h				
00002h 00003h				
00003h 00004h	PM0	Processor Mode Register 0	00h	
00004h 00005h	PM1	Processor Mode Register 0	1000000b	
00006h			10000000	
00007h	PRCR	Protect Register	00h	
00008h	CM0	System Clock Control Register 0	00101000b	
00009h	CM1	System Clock Control Register 1	0010000b	
0000Ah	OCD	Oscillation Stop Detection Register	00h	
0000Bh	CM3	System Clock Control Register 3	00h	
0000Ch	CM4	System Clock Control Register 4	0000001b	
0000Dh				
0000Eh				
0000Fh				
00010h	CPSRF	Clock Prescaler Reset Flag	00h	
00011h				
00012h	FRA0	High-Speed On-Chip Oscillator Control Register 0	00h	
00013h	5040		0.01	
00014h	FRA2	High-Speed On-Chip Oscillator Control Register 2	00h	
00015h 00016h				
00016h				
00017h				
00010h				
0001Ah				
00017th				
0001Ch				
0001Dh				
0001Eh				
0001Fh				
00020h	RISR	Reset Interrupt Select Register	1000000b or	(Note 2)
			0000000b	
00021h	WDTR	Watchdog Timer Reset Register	FFh	
00022h	WDTS	Watchdog Timer Start Register	FFh	
00023h	WDTC	Watchdog Timer Control Register	0111111b	(1) (1)
00024h	CSPR	Count Source Protection Mode Register	10000000b or 00000000b	(Note 2)
00025h				
00026h				
00027h	DOTED	Depart Course Determination Depictor		
00028h	RSTFR	Reset Source Determination Register	00XXXXXb	
00029h 0002Ah				
0002An 0002Bh				
0002Bh	SVDC	STBY VDC Power Control Register	00h	
0002Dh	0.00			
0002Eh				
0002Eh				
00030h	CMPA	Voltage Monitor Circuit Control Register	00h	
00031h	VCAC	Voltage Monitor Circuit Edge Select Register	00h	
00032h	OCVREFCR	On-Chip Reference Voltage Control Register	00h	
00033h				
00034h	VCA2	Voltage Detection Register 2	00000000b or 00100000b	(Note 3)
00035h				
00036h	VD1LS	Voltage Detection 1 Level Select Register	00000111b	
00037h				
00038h	VW0C	Voltage Monitor 0 Circuit Control Register	1100XX10b or 1100XX11b	(Note 3)
	VW1C	Voltage Monitor 1 Circuit Control Register	10001010b	i

Table 3.1SFR Information (1) (1)

X: Undefined

Notes:

1. The blank areas are reserved. No access is allowed.

2. Depends on the CSPROINI bit in the OFS register.

3. Depends on the LVDASI bit in the OFS register.



Address	Symbol	Register Name	After Reset	Remarks
0003Ah	VW2C	Voltage Monitor 2 Circuit Control Register	10001010b	Remarks
0003Bh	11120		100010105	
0003Ch				
0003Dh				
0003Eh				
0003Eh				
0003111 00040h				-
0004011 00041h	FMRDYIC	Interrupt Control Register	00h	-
00041h 00042h	FINIRDTIC		0011	
0004211 00043h				
00043h				
0004411 00045h				
00045h 00046h	INT4IC	Interrupt Control Desister	OOF	
		Interrupt Control Register	00h	
00047h	TRCIC_0	Interrupt Control Register	00h	
00048h				
00049h	TOFALO			
0004Ah	TRE2IC	Interrupt Control Register	00h	
0004Bh	U2TIC	Interrupt Control Register	00h	
0004Ch	U2RIC	Interrupt Control Register	00h	
0004Dh	KUPIC	Interrupt Control Register	00h	
0004Eh	ADIC	Interrupt Control Register	00h	
0004Fh	SSUIC_0/IICIC_0	Interrupt Control Register	00h	
00050h				
00051h	U0TIC_0	Interrupt Control Register	00h	
00052h	U0RIC_0	Interrupt Control Register	00h	
00053h	U0TIC_1	Interrupt Control Register	00h	
00054h	U0RIC_1	Interrupt Control Register	00h	
00055h	INT2IC	Interrupt Control Register	00h	
00056h	TRJIC_0	Interrupt Control Register	00h	
00057h				
00058h	TRB2IC_0	Interrupt Control Register	00h	
00059h	INT1IC	Interrupt Control Register	00h	
0005Ah	INT3IC	Interrupt Control Register	00h	
0005Bh				
0005Ch				
0005Dh	INTOIC	Interrupt Control Register	00h	
0005Eh	U2BCNIC	Interrupt Control Register	00h	
0005Fh				
00060h				
00061h				
00062h				
00063h				
00064h				
				-
00065h				
00066h				
00067h				
00068h				-
00069h				
0006Ah				
0006Bh				
0006Ch				
0006Dh				
0006Eh				
0006Fh				
00070h				
00071h				
00072h	VCMP1IC	Interrupt Control Register	00h	
00073h	VCMP2IC	Interrupt Control Register	00h	
00074h				
00075h	TSCUIC	Interrupt Control Register	00h	
00076h				
00077h				
00077h				
00078h				
0007311		l		1

# Table 3.2SFR Information (2) (1)

Note:



Address	Symbol	Register Name	After Reset	Remarks
0007Ah				
0007Bh				
0007Ch				
0007Dh				
0007Eh				
0007Fh				
00080h	U0MR_0	UART0_0 Transmit/Receive Mode Register	00h	
00081h	U0BRG_0	UART0_0 Bit Rate Register	XXh	
00082h	U0TB_0	UART0_0 Transmit Buffer Register	XXh	
00083h			XXh	
00084h	U0C0_0	UART0_0 Transmit/Receive Control Register 0	00001000b	
00085h	U0C1_0	UART0_0 Transmit/Receive Control Register 1	00000010b	
00086h	U0RB_0	UART0_0 Receive Buffer Register	XXXXh	
00087h				
00088h	U0IR_0	UART0_0 Interrupt Flag and Enable Register	00h	
00089h				
0008Ah	1		1	
0008Bh				
0008Ch	LINCR2_0	LIN_0 Special Function Register	00h	
0008Dh				
0008Eh	LINCT_0	LIN_0 Control Register	00h	
0008Fh	LINST_0	LIN_0 Status Register	00h	
00081 h	U0MR_1	UART0_1 Transmit/Receive Mode Register	00h	
00090h	U0BRG 1	UARTO 1 Bit Rate Register	XXh	
00091h	U0TB_1	UARTO_1 Transmit Buffer Register	XXh	
00092h	0016_1		XXh	
00093h	U0C0_1	UART0_1 Transmit/Receive Control Register 0	00001000b	
0009411 00095h	U0C1_1	UARTO 1 Transmit/Receive Control Register 0	000010005	
00095h	U0RB_1	UARTO_1 Transmit/Receive Control Register 1	XXXXh	
00096h	UURB_I	UARTO_T Receive Buller Register	~~~~	
00097h 00098h		LIADTO 4 Interrupt Flog and Enchic Degister	00h	
00098h	U0IR_1	UART0_1 Interrupt Flag and Enable Register	00h	
00099h				
0009Ah				
0009Bh				
0009Ch				
0009Eh				
0009Fh				
000A0h				
000A1h				
000A2h				
000A3h				
000A4h				
000A5h				
000A8h				
000A9h				
000AAh				
000ABh				
000ACh				
000ADh				
000AEh				
000AFh				
000B0h				
000B1h				
000B4h				
000B5h				
000B8h				
000B9h				
V. Lladafia				

# Table 3.3SFR Information (3) (1)

X: Undefined Note:



Address	Symbol	Pagiatar Nama	After Reset	Bomorko
000BAh	Symbol	Register Name	Allel Resel	Remarks
000BAh				
000BBh				
000BCh				
000BDh				_
				_
000BFh		LIADTO Transmit/Despise Made Desister	0.01	
000C0h	U2MR	UART2 Transmit/Receive Mode Register	00h	-
000C1h	U2BRG	UART2 Bit Rate Register	00h	
000C2h	U2TB	UART2 Transmit Buffer Register	00h	
000C3h			00h	_
000C4h	U2C0	UART2 Transmit/Receive Control Register 0	00001000b	
000C5h	U2C1	UART2 Transmit/Receive Control Register 1	00000010b	
000C6h	U2RB	UART2 Receive Buffer Register	0000h	
000C7h				
000C8h	U2RXDF	UART2 Digital Filter Function Select Register	00h	
000C9h				
000CAh				
000CBh				
000CCh				<u> </u>
000CDh	1	1		1
000CEh	1	1		1
000CFh	1			+
000D0h	U2SMR5	UART2 Special Mode Register 5	00h	+
000D0h	0200000			+
000D1h	ł			+
000D2h				
		LIADTO Or a sial Marta Dasiatas 4	0.0k	
000D4h	U2SMR4	UART2 Special Mode Register 4	00h	-
000D5h	U2SMR3	UART2 Special Mode Register 3	00h	
000D6h	U2SMR2	UART2 Special Mode Register 2	00h	
000D7h	U2SMR	UART2 Special Mode Register	00h	
000D8h				
000D9h				
000DAh				
000DBh				
000DCh				
000DDh				
000DEh				
000DFh				
000E0h	IICCR_0	I <sup>2</sup> C_0 Control Register	00001110b	
000E1h	 SSBR_0	SS_0 Bit Counter Register	11111000b	
000E2h	SITDR_0	SI_0 Transmit Data Register	FFh	
000E3h			FFh	
000E4h	SIRDR_0	SI_0 Receive Data Register	FFh	
000E4h			FFh	-
000E5h	SICR1_0	SI 0 Control Register 1	00h	+
000E6h	SICR1_0	SI_0 Control Register 1	01111101b	+
000E7h 000E8h		SI_0 Control Register 2 SI_0 Mode Register 1		
	SIMR1_0		00010000b	
000E9h	SIER_0	SI_0 Interrupt Enable Register	00h	+
000EAh	SISR_0	SI_0 Status Register	00h	
000EBh	SIMR2_0	SI_0 Mode Register 2	00h	
000ECh				
000EDh				4
000EEh				
000EFh				
000F0h				
000F1h				
000F2h				
000F3h				
000F4h				
000F5h				<u> </u>
000F6h				1
000F7h	1			+
000F8h	1			+
000F9h	l			+
0001011	1			

# Table 3.4SFR Information (4) (1)

Note:

Table 3.	Table 3.5 SFR Information (5) <sup>(1)</sup>							
Address	Symbol	Register Name	After Reset	Remarks				
000FAh								
000FBh								
000FCh								
000FDh								
000FEh								
000FFh								
00100h								
00101h								
00102h								
00103h 00104h								
00104n 00105h								
00105h								
00100h								
00107h								
00109h								
0010Ah								
0010Bh								
0010Ch								
0010Dh								
0010Eh								
0010Fh								
00110h	TRJ_0	Timer RJ_0 Counter Register	FFFFh					
00111h								
00112h	TRJCR_0	Timer RJ_0 Control Register	00h					
00113h	TRJIOC_0	Timer RJ_0 I/O Control Register	00h					
00114h	TRJMR_0	Timer RJ_0 Mode Register	00h					
00115h	TRJISR_0	Timer RJ_0 Event Pin Select Register	00h					
00116h	-							
00117h 00118h								
00118h								
00119h								
0011Ah								
0011Dh								
0011Dh								
0011Eh								
0011Fh								
00120h								
00121h								
00122h								
00123h								
00124h								
00125h								
00126h								
00127h								
00128h				]				
00129h								
0012Ah 0012Bh								
0012Bh 0012Ch								
0012Ch 0012Dh								
0012Dh 0012Eh								
0012En								
0012111 00130h	TRBCR_0	Timer RB2_0 Control Register	00h					
00130h	TRBOCR_0	Timer RB2_0 One-Shot Control Register	00h					
00132h	TRBIOC_0	Timer RB2_0 I/O Control Register	00h	1				
00133h	TRBMR_0	Timer RB2_0 Mode Register	00h	1				
00134h	TRBPRE_0	Timer RB2_0 Prescaler Register	FFh					
00135h	TRBPR_0	Timer RB2_0 Primary Register	FFh					
00136h	TRBSC_0	Timer RB2_0 Secondary Register	FFh					
00137h	TRBIR_0	Timer RB2_0 Interrupt Request Register	00h					
00138h	TRCCNT_0	Timer RC_0 Counter	0000h					
00139h	1							

### Table 3.5SFR Information (5) (1)

00139h Note:



Address	Symbol	Register Name	After Reset	Remarks
0013Ah	TRCGRA_0	Timer RC_0 General Register A	FFFFh	Remains
0013Bh				-
0013Ch	TRCGRB_0	Timer RC_0 General Register B	FFFFh	
0013Dh	Inteend_e			
0013Eh	TRCGRC_0	Timer RC_0 General Register C	FFFFh	-
0013Eh	INCONC_0			
0013111 00140h	TRCGRD_0	Timer RC_0 General Register D	FFFFh	
00140h	IKCGKD_0		FFFFI	
	TROMP		040040001	
00142h	TRCMR_0	Timer RC_0 Mode Register	01001000b	
00143h	TRCCR1_0	Timer RC_0 Control Register 1	00h	
00144h	TRCIER_0	Timer RC_0 Interrupt Enable Register	01110000b	
00145h	TRCSR_0	Timer RC_0 Status Register	01110000b	_
00146h	TRCIOR0_0	Timer RC_0 I/O Control Register 0	10001000b	_
00147h	TRCIOR1_0	Timer RC_0 I/O Control Register 1	10001000b	
00148h	TRCCR2_0	Timer RC_0 Control Register 2	00011000b	
00149h	TRCDF_0	Timer RC_0 Digital Filter Function Select Register	00h	
0014Ah	TRCOER_0	Timer RC_0 Output Enable Register	0111111b	
0014Bh	TRCADCR_0	Timer RC_0 A/D Conversion Trigger Control Register	11110000b	
0014Ch	TRCOPR_0	Timer RC_0 Output Waveform Manipulation Register	00h	
0014Dh	TRCELCCR_0	Timer RC_0 ELC Cooperation Control Register	00h	
0014Eh				
0014Fh				1
00141 h				+
00151h				
00151h				
00153h				
00154h				
00155h				
00156h				
00157h				
00158h				
00159h				
0015Ah				
0015Bh				
0015Ch				
0015Dh				
0015Eh				
0015Fh				
00160h				
00161h				
00161h				
00162h				
00164h				
00165h				
00166h		l		
00167h				
00168h				
00169h				
0016Ah				
0016Bh				
0016Ch				
0016Dh				
0016Eh		1		1
0016Fh				1
00170h	TRESEC	Timer RE2 Counter Data Register	00h	
0017011		Timer RE2 Second Data Register		
00171h	TREMIN	Timer RE2 Compare Data Register	00h	+
0017111		Timer RE2 Minute Data Register	0011	
00470			005	
00172h	TREHR	Timer RE2 Hour Data Register	00h	
00173h	TREWK	Timer RE2 Day-of-the-Week Data Register	00h	
00174h	TREDY	Timer RE2 Day Data Register	0000001b	
00175h	TREMON	Timer RE2 Month Data Register	0000001b	
00176h	TREYR	Timer RE2 Year Data Register	00h	
00177h	TRECR	Timer RE2 Control Register	00000100b	
00178h	TRECSR	Timer RE2 Count Source Select Register	00001000b	
00179h	TREADJ	Timer RE2 Clock Error Correction Register	00h	1

# Table 3.6SFR Information (6) (1)

Note:



A	Oursels al	Desister Norre	After Deset	Davaaria
Address	Symbol	Register Name	After Reset	Remarks
0017Ah	TREIFR	Timer RE2 Interrupt Flag Register	00h	
0017Bh	TREIER	Timer RE2 Interrupt Enable Register	00h	
0017Ch	TREAMN	Timer RE2 Alarm Minute Register	00h	
0017Dh	TREAHR	Timer RE2 Alarm Hour Register	00h	
0017Eh	TREAWK	Timer RE2 Alarm Day-of-the-Week Register	00h	
0017Fh	TREPRC	Timer RE2 Protect Register	00h	
00180h	-			
to				
001FFh	1.5.0			
00200h	AD0	A/D Register 0	00h	
00201h			00h	
00202h	AD1	A/D Register 1	00h	
00203h			00h	
00204h	AD2	A/D Register 2	00h	
00205h			00h	
00206h	AD3	A/D Register 3	00h	
00200h	AD3	A/D Register 5	00h	
	151			
00208h	AD4	A/D Register 4	00h	
00209h			00h	
0020Ah	AD5	A/D Register 5	00h	
0020Bh			00h	
0020Ch	AD6	A/D Register 6	00h	
0020Dh			00h	
0020Eh	AD7	A/D Register 7	00h	
		NU NEYISIEI /		
0020Fh			00h	
00210h				
00211h				
00212h				
00213h				
00214h	ADMOD	A/D Mode Register	00h	
00215h	ADINSEL	A/D Input Select Register	1100000b	
00216h	ADCON0	A/D Control Register 0	00h	
00217h	ADCON1	A/D Control Register 1	00h	
00218h				
00219h				
0021Ah				
0021Bh				
0021Ch				
0021Ch				
0021Eh				
0021Fh				
00220h				
00221h				
00222h				
00223h			<u> </u>	
00223h			+	
			<u>├</u> ────────┤	
00225h			ļ ļ	
00226h				
00227h				
00228h	INTCMP	Comparator B Control Register 0	00h	
00229h				
0022Ah	1		<u> </u>	
			├	
0022Bh			<u> </u>	
0022Ch			ļ	
0022Dh				
0022Eh				
0022Fh				
00230h	INTEN	External Input Enable Register 0	00h	
00230h	INTEN1	External Input Enable Register 0	00h	
00232h	INTF	INT Input Filter Select Register 0	00h	
00233h	INTF1	INT Input Filter Select Register 1	00h	
00234h	INTPOL	INT Input Polarity Switch Register	00h	
00235h				
00236h	KIEN	Key Input Interrupt Enable Register	00h	
00230h				
	MOTODO	Madula Standby Control Deviator 2	0.01	
00238h	MSTCR0	Module Standby Control Register 0	00h	
00239h	MSTCR1	Module Standby Control Register 1	00h	
Note:				

#### SFR Information (7)<sup>(1)</sup> Table 3.7



			16 D .	
Address	Symbol	Register Name	After Reset	Remarks
0023Ah	MSTCR2	Module Standby Control Register 2	00h	
0023Bh	MSTCR3	Module Standby Control Register 3	00h	
0023Ch	MSTCR4	Module Standby Control Register 4	00h	
0023Dh				
0023Eh				
0023Fh				
00240h				
00241h				
00242h				
00243h				
00244h				
00245h				
00246h				
00247h	-			
00248h				
00240h				
0024911 0024Ah				
0024An				
0024Ch				
0024Dh				
0024Eh				
0024Fh				
00250h				
00251h				
00252h	FST	Flash Memory Status Register	10000X00b	
00253h				
00254h	FMR0	Flash Memory Control Register 0	00h	
00255h	FMR1	Flash Memory Control Register 1	00h	
00256h	FMR2	Flash Memory Control Register 2	00h	
00257h				
00258h				
00250h				
00259h				
0025Bh				
0025Ch				
0025Dh				
0025Eh				
0025Fh				
00260h	AIADR0L	Address Match Interrupt Address 0L Register	XXXXh	
00261h				
00262h	AIADR0H	Address Match Interrupt Address 0H Register	0000XXXXb	
00263h	AIEN0	Address Match Interrupt Enable 0 Register	00h	
00264h	AIADR1L	Address Match Interrupt Address 1L Register	XXXXh	
00265h				
00266h	AIADR1H	Address Match Interrupt Address 1H Register	0000XXXXb	
00267h	AIEN1	Address Match Interrupt Enable 1 Register	00h	
00267h	/ vi=1111			
00268h				
0026Ah				
0026Bh				
0026Ch				
0026Dh				
0026Eh				
0026Fh				
00270h				
00271h				
00272h				
00273h				
00274h				
00274h				
00276h				
00276h				
00278h				
00279h				
0027Ah				
0027Bh				
0027Ch				
0027Dh				
0027Eh				
0027Fh				
X: Undefine	d			
	4			

# Table 3.8SFR Information (8) (1)

Note:



Address	Symbol	Register Name	After Reset	Remarks
00280h	DTCTL	DTC Activation Control Register	00h	
00281h				
00282h				
00283h				
00284h				
00285h				
00286h				
00200h				
00287h	DTCEN0	DTC Activation Enable Register 0	00h	
00289h	DTCEN1	DTC Activation Enable Register 1	00h	
0028Ah	DTCEN2	DTC Activation Enable Register 2	00h	
0028Bh	DTCEN3	DTC Activation Enable Register 3	00h	
0028Ch				
0028Dh	DTCEN5	DTC Activation Enable Register 5	00h	
0028Eh	DTCEN6	DTC Activation Enable Register 6	00h	
0028Fh				
00290h	CRCSAR	SFR Snoop Address Register	0000h	
00291h				
00292h	CRCMR	CRC Control Register	00h	
00293h	0.10111			
00293h	CRCD	CRC Data Register	0000h	
	GROD	UNU Dala Negislei	000011	
00295h	CDCIN	CDC Innut Degister	005	
00296h	CRCIN	CRC Input Register	00h	l
00297h				
00298h				
00299h				
0029Ah				
0029Bh				
0029Ch				
0029Dh				
0029Eh				
0029Fh				
0023111 002A0h	TRJ_0SR	Timer RJ_0 Pin Select Register	08h	
	TKJ_USK		0811	
002A1h				
002A2h				
002A3h				
002A4h				
002A5h	TRCCLKSR	Timer RCCLK Pin Select Register	00h	
002A6h	TRC_0SR0	Timer RC_0 Pin Select Register 0	00h	
002A7h	TRC_0SR1	Timer RC_0 Pin Select Register 1	00h	
002A8h				
002A9h				
002AAh				
002AAn 002ABh				
002ABN 002ACh				ł
	TIMOD	Timer Die Select Degister	0.04	
002ADh	TIMSR	Timer Pin Select Register	00h	
002AEh	U_0SR	UART0_0 Pin Select Register	00h	
002AFh	U_1SR	UART0_1 Pin Select Register	00h	
002B0h				
002B1h				
002B2h	U2SR0	UART2 Pin Select Register 0	00h	
002B3h	U2SR1	UART2 Pin Select Register 1	00h	
002B4h				1
002B5h				1
002B6h	INTSR0	INT Interrupt Input Pin Select Register 0	00h	1
002B011 002B7h				ł
002B8h	DINIOS			
002B9h	PINSR	I/O Function Pin Select Register	00h	1
002BAh				
002BBh				
002BCh				1
002BCh 002BDh				
	PMCSEL	Pin Assignment Select Register	00h	

# Table 3.9SFR Information (9) (1)

Note:



	IU SFR II	normation (10) (1		
Address	Symbol	Register Name	After Reset	Remarks
002C0h	PUR0	Pull-Up Control Register 0	00h	
002C1h	PUR1	Pull-Up Control Register 1	00h	
002C2h	PUR2	Pull-Up Control Register 2	00h	
002C3h				
002C4h				
002C5h				
002C6h				
002C7h				
002C8h	P1DRR	Port P1 Drive Capacity Control Register	00h	
002C9h	P2DRR	Port P2 Drive Capacity Control Register	00h	
002CAh	. 20111		0011	
002CBh				
002CCh	DRR0	Drive Capacity Control Register 0	00h	
002CCh	DRR1	Drive Capacity Control Register 1	00h	
002CDh	DRR2	Drive Capacity Control Register 2	00h	
002CEN 002CFh	DKKZ	Drive Capacity Control Register 2	UUN	
	\// <b>T</b> O	Januat Three shall Original De sister O	0.0h	
002D0h	VLT0	Input Threshold Control Register 0	00h	
002D1h	VLT1	Input Threshold Control Register 1	00h	
002D2h	VLT2	Input Threshold Control Register 2	00h	
002D3h				
002D4h				
002D5h				
002D6h				
002D7h				
002D8h				
002D9h				
002DAh				
002DBh				
002DCh				
002DDh				
002DEh				
002DEh				
002E0h	PORT0	Port P0 Register	XXh	
002E011	PORT1	Port P1 Register	XXh	
002E2h	PD0	Port P0 Direction Register	00h	
002E3h	PD1	Port P1 Direction Register	00h	
002E4h	PORT2	Port P2 Register	XXh	
002E5h	PORT3	Port P3 Register	XXh	
002E6h	PD2	Port P2 Direction Register	00h	
002E7h	PD3	Port P3 Direction Register	00h	
002E8h	PORT4	Port P4 Register	XXh	
002E9h	PORT5	Port P5 Register	XXh	
002EAh	PD4	Port P4 Direction Register	00h	
002EBh	PD5	Port P5 Direction Register	00h	
002ECh	PORT6	Port P6 Register	XXh	
002EDh				
002EEh	PD6	Port P6 Direction Register	00h	
002EFh		, , , , , , , , , , , , , , , , , , ,		
002F0h	PORT8	Port P8 Register	XXh	
002F1h				
002F2h	PD8	Port P8 Direction Register	00h	
002F3h				1
002F4h				
002F5h				
002F5h				+
002F6n 002F7h				
002F7h 002F8h				
002F9h				
002FAh				
002FBh				
002FCh				
002FDh				
002FEh				
002FFh				
00300h				
to				
003FFh				

#### SFR Information (10) <sup>(1)</sup> Table 3.10



Address	Symbol	Register Name	After Reset	Remarks
00400h	On-chip RAM	On-chip RAM		
to				
053FFh				
05400h				
to				
069FFh				
06A00h	ELSELR0	Event Output Destination Select Register 0	00h	
06A01h	ELSELR1	Event Output Destination Select Register 1	00h	
06A02h	ELSELR2	Event Output Destination Select Register 2	00h	
06A03h	ELSELR3	Event Output Destination Select Register 3	00h	
06A04h	ELSELR4	Event Output Destination Select Register 4	00h	
06A05h				
06A06h				
06A07h				
06A08h	ELSELR8	Event Output Destination Select Register 8	00h	
06A09h	ELSELR9	Event Output Destination Select Register 9	00h	
06A0Ah				
06A0Bh	ELSELR11	Event Output Destination Select Register 11	00h	
	ELSELR12	Event Output Destination Select Register 12	00h	
	ELSELR13	Event Output Destination Select Register 13	00h	1
06A0Eh	ELSELR14	Event Output Destination Select Register 14	00h	1
06A0Fh	ELSELR15	Event Output Destination Select Register 15	00h	1
06A10h	ELSELR16	Event Output Destination Select Register 16	00h	
06A11h	LEOLENIO	Event Output Destination Oclear Register 10	0011	
06A12h				
06A12h				
06A13h				
06A1411 06A15h				
06A15h				
06A17h				
06A18h				
06A19h				
06A1Ah				
06A1Bh				
06A1Ch				
06A1Dh				
06A1Eh				
06A1Fh				
06A20h				
06A21h				
06A22h				
06A23h				
06A24h				
06A25h				
06A26h				
06A27h				
06A28h				
06A29h				
06A2Ah				1
06A2Bh				1
06A2Ch				1
06A2Dh				1
06A2Dh 06A2Eh				
06A2En 06A2Fh				<u> </u>
				<u> </u>
06A30h				<u> </u>
06A31h				
to				
06AFFh				<u> </u>

#### SFR Information (11) <sup>(1)</sup> Table 3.11



Address	Symbol	Register Name	After Reset	Remarks
06B00h	TSCUCR0	TSCU Control Register 0	0000h	
06B01h	70011054			
06B02h 06B03h	TSCUCR1	TSCU Control Register 1	000000000010000b	
06B03h	TSCUMR	TSCU Mode Register	00000001000000b	
06B05h				
06B06h	TSCUTCR0A	TSCU Timing Control Register 0A	00000000111111b	
06B07h				
06B08h	TSCUTCR0B	TSCU Timing Control Register 0B	00000000111111b	
06B09h 06B0Ah	TSCUTCR1	TSCU Timing Control Register 1	000000000000001b	
06B0Bh	100010101	Toolo mining control register r	00000000000000000	
06B0Ch	TSCUTCR2	TSCU Timing Control Register 2	0000h	
06B0Dh				
06B0Eh	TSCUTCR3	TSCU Timing Control Register 3	0000h	
06B0Fh	TSCUCHC	TSCU Channel Control Register	001111110000000b	
06B10h 06B11h	ISCUCHC	ISCO Channel Control Register	0011111100000006	
06B11h	TSCUFR	TSCU Flag Register	0000h	
06B13h				
06B14h	TSCUSTC	TSCU Status Counter Register	0000h	
06B15h				
06B16h	TSCUSCS	TSCU Secondary Counter Set Register	000000000100000b	
06B17h 06B18h	TSCUSCC	TSCU Secondary Counter	000000000100000b	
06B19h	1300300	1300 Secondary Counter	000000000000000000000000000000000000000	
06B1Ah	TSCUDBR	TSCU Data Buffer Register	0000h	
06B1Bh		, i i i i i i i i i i i i i i i i i i i		
06B1Ch	TSCUPRC	TSCU Primary Counter	0000h	
06B1Dh	7001101/00			
06B1Eh 06B1Fh	TSCURVR0	TSCU Random Value Store Register 0	0000h	
06B1FI	TSCURVR1	TSCU Random Value Store Register 1	0000h	
06B21h				
06B22h	TSCURVR2	TSCU Random Value Store Register 2	0000h	
06B23h				
06B24h	TSCURVR3	TSCU Random Value Store Register 3	0000h	
06B25h 06B26h	TSIE0	TSCU Input Enable Register 0	0000h	
06B27h	10120		000011	
06B28h	TSIE1	TSCU Input Enable Register 1	0000h	
06B29h				
06B2Ah	TSIE2	TSCU Input Enable Register 2	0000h	
06B2Bh 06B2Ch	TSCHSEL0	TSCUCHXA Select Register 0	0000h	
06B2Ch	TSCHSELU		000011	
06B2Eh	TSCHSEL1	TSCUCHXA Select Register 1	0000h	
06B2Fh	1	-		
06B30h	TSCHSEL2	TSCUCHXA Select Register 2	0000h	
06B31h				
06B32h to				
06BFFh				
06C00h		Area for storing DTC transfer vector 0	XXh	
06C01h		Area for storing DTC transfer vector 1	XXh	
06C02h		Area for storing DTC transfer vector 2	XXh	
06C03h		Area for storing DTC transfer vector 3	XXh	
06C04h 06C05h		Area for storing DTC transfer vector 4	XXh	
06C05h				
06C07h				
06C08h		Area for storing DTC transfer vector 8	XXh	
06C09h		Area for storing DTC transfer vector 9	XXh	

# Table 3.12SFR Information (12) (1)

X: Undefined Note:



Table 3.13	SFR Information (13) <sup>(1)</sup>
------------	-------------------------------------

Address	Symbol	Register Name	After Reset	Remarks
06C0Ah		Area for storing DTC transfer vector 10	XXh	
06C0Bh		Area for storing DTC transfer vector 11	XXh	
06C0Ch		Area for storing DTC transfer vector 12	XXh	
06C0Dh		Area for storing DTC transfer vector 13	XXh	
06C0Eh		Area for storing DTC transfer vector 14	XXh	
06C0Fh		Area for storing DTC transfer vector 15	XXh	
06C10h		Area for storing DTC transfer vector 16	XXh	
06C11h		Area for storing DTC transfer vector 17	XXh	
06C12h		Area for storing DTC transfer vector 18	XXh	
06C13h		Area for storing DTC transfer vector 19	XXh	
06C14h				
06C15h				
06C16h		Area for storing DTC transfer vector 22	XXh	
06C17h		Area for storing DTC transfer vector 23	XXh	
06C18h		Area for storing DTC transfer vector 24	XXh	
06C19h		Area for storing DTC transfer vector 25	XXh	
06C1Ah				
06C1Bh				
06C1Ch				
06C1Dh	1			1
06C1Eh				
06C1Fh				
06C20h				
06C20h				
06C22h				
06C23h				
06C24h				
06C25h				
06C25h				
06C20h				
06C27h				
06C28h				
06C2911		Area for storing DTC transfer vestor 42	VYb.	
06C2An		Area for storing DTC transfer vector 42	XXh	
06C2Bh				
06C2Dh				
06C2Eh				
06C2Fh				
06C30h			200	
06C31h		Area for storing DTC transfer vector 49	XXh	
06C32h			200	
06C33h		Area for storing DTC transfer vector 51	XXh	
06C34h		Area for storing DTC transfer vector 52	XXh	
06C35h		Area for storing DTC transfer vector 53	XXh	
06C36h		Area for storing DTC transfer vector 54	XXh	
06C37h				
06C38h				
06C39h				
06C3Ah				
06C3Bh				
06C3Ch				
06C3Dh				
06C3Eh				
06C3Fh				
06C40h	DTCCR0	DTC Control Register 0	XXh	
06C41h	DTBLS0	DTC Block Size Register 0	XXh	
06C42h	DTCCT0	DTC Transfer Count Register 0	XXh	
06C43h	DTRLD0	DTC Transfer Count Reload Register 0	XXh	
06C44h	DTSAR0	DTC Source Address Register 0	XXXXh	
06C45h	-	<u> </u>		
06C46h	DTDAR0	DTC Destination Address Register 0	XXXXh	1
	1			
06C47h 06C48h	DTCCR1	DTC Control Register 1	XXh	

X: Undefined

Address	Symbol	Register Name	After Reset Remarks
06C4Ah	DTCCT1	DTC Transfer Count Register 1	XXh Reset Remarks
06C4An	DTRLD1	DTC Transfer Count Reload Register 1	XXh
06C4Ch	DTSAR1	DTC Source Address Register 1	XXXXh
06C4Dh	2.0/11		
06C4Eh	DTDAR1	DTC Destination Address Register 1	XXXXh
06C4Fh			
06C50h	DTCCR2	DTC Control Register 2	XXh
06C51h	DTBLS2	DTC Block Size Register 2	XXh
06C52h	DTCCT2	DTC Transfer Count Register 2	XXh
06C53h	DTRLD2	DTC Transfer Count Reload Register 2	XXh
06C54h	DTSAR2	DTC Source Address Register 2	XXXXh
06C55h		5	
06C56h	DTDAR2	DTC Destination Address Register 2	XXXXh
06C57h			
06C58h	DTCCR3	DTC Control Register 3	XXh
06C59h	DTBLS3	DTC Block Size Register 3	XXh
06C5Ah	DTCCT3	DTC Transfer Count Register 3	XXh
06C5Bh	DTRLD3	DTC Transfer Count Reload Register 3	XXh
06C5Ch	DTSAR3	DTC Source Address Register 3	XXXXh
06C5Dh			
06C5Eh	DTDAR3	DTC Destination Address Register 3	XXXXh
06C5Fh			
06C60h	DTCCR4	DTC Control Register 4	XXh
06C61h	DTBLS4	DTC Block Size Register 4	XXh
06C62h	DTCCT4	DTC Transfer Count Register 4	XXh
06C63h	DTRLD4	DTC Transfer Count Reload Register 4	XXh
06C64h	DTSAR4	DTC Source Address Register 4	XXXXh
06C65h			
06C66h	DTDAR4	DTC Destination Address Register 4	XXXXh
06C67h			
06C68h	DTCCR5	DTC Control Register 5	XXh
06C69h	DTBLS5	DTC Block Size Register 5	XXh
06C6Ah	DTCCT5	DTC Transfer Count Register 5	XXh
06C6Bh	DTRLD5	DTC Transfer Count Reload Register 5	XXh
06C6Ch	DTSAR5	DTC Source Address Register 5	XXXXh
06C6Dh			
06C6Eh	DTDAR5	DTC Destination Address Register 5	XXXXh
06C6Fh			
06C70h	DTCCR6	DTC Control Register 6	XXh
06C71h	DTBLS6	DTC Block Size Register 6	XXh
06C72h	DTCCT6	DTC Transfer Count Register 6	XXh
06C73h	DTRLD6	DTC Transfer Count Reload Register 6	XXh
06C74h	DTSAR6	DTC Source Address Register 6	XXXXh
06C75h			
06C76h	DTDAR6	DTC Destination Address Register 6	XXXXh
06C77h			
06C78h	DTCCR7	DTC Control Register 7	XXh
06C79h	DTBLS7	DTC Block Size Register 7	XXh
06C7Ah	DTCCT7	DTC Transfer Count Register 7	XXh
06C7Bh	DTRLD7	DTC Transfer Count Reload Register 7	XXh
06C7Ch	DTSAR7	DTC Source Address Register 7	XXXXh
06C7Dh			
06C7Eh	DTDAR7	DTC Destination Address Register 7	XXXXh
06C7Fh			
06C80h	DTCCR8	DTC Control Register 8	XXh
06C81h	DTBLS8	DTC Block Size Register 8	XXh
06C82h	DTCCT8	DTC Transfer Count Register 8	XXh
06C83h	DTRLD8	DTC Transfer Count Reload Register 8	XXh
06C84h	DTSAR8	DTC Source Address Register 8	XXXXh
06C85h	DTD 4 D 4		
06C86h	DTDAR8	DTC Destination Address Register 8	XXXXh
06C87h	DT005-		
06C88h	DTCCR9	DTC Control Register 9	XXh
06C89h	DTBLS9	DTC Block Size Register 9	XXh
06C8Ah	DTCCT9	DTC Transfer Count Register 9	XXh
06C8Bh	DTRLD9	DTC Transfer Count Reload Register 9	XXh
06C8Ch	DTSAR9	DTC Source Address Register 9	XXXXh
06C8Dh			
06C8Eh	DTDAR9	DTC Destination Address Register 9	XXXXh
06C8Fh			
X: Undefine	d		
Note:			

# Table 3.14SFR Information (14) (1)

Note:



Address	Symbol	Register Name	After Reset	Remarks
06C90h	DTCCR10	DTC Control Register 10	XXh	rtomanto
06C91h	DTBLS10	DTC Block Size Register 10	XXh	
06C92h	DTCCT10	DTC Transfer Count Register 10	XXh	
06C93h	DTRLD10	DTC Transfer Count Reload Register 10	XXh	
06C94h	DTSAR10	DTC Source Address Register 10	XXXXh	
06C95h				
06C96h	DTDAR10	DTC Destination Address Register 10	XXXXh	
06C97h	DIDINITIO			
06C98h	DTCCR11	DTC Control Register 11	XXh	
06C99h	DTBLS11	DTC Block Size Register 11	XXh	
06C9Ah	DTCCT11	DTC Transfer Count Register 11	XXh	
06C9Bh	DTRLD11	DTC Transfer Count Reload Register 11	XXh	
06C9Ch	DTSAR11	DTC Source Address Register 11	XXXXh	
06C9Dh	210/111			
06C9Eh	DTDAR11	DTC Destination Address Register 11	XXXXh	
06C9Fh	DIDNIT		70000ii	
06CA0h	DTCCR12	DTC Control Register 12	XXh	
06CA0h	DTBLS12	DTC Block Size Register 12	XXh	
06CA2h	DTCCT12	DTC Transfer Count Register 12	XXh	
06CA3h	DTRLD12	DTC Transfer Count Reload Register 12	XXh	
06CA3h 06CA4h	DTSAR12	DTC Source Address Register 12	XXXXh	
06CA4h 06CA5h	DIGARIZ	DIO Source Address Register 12	^^^^	
	DTDAR12	DTC Destination Address Desister 12	V V V V L	
06CA6h 06CA7h	DIDARIZ	DTC Destination Address Register 12	XXXXh	
	DTOOD40	DTO Operatoral De existen 40	XXL	
06CA8h	DTCCR13	DTC Control Register 13	XXh	
06CA9h	DTBLS13	DTC Block Size Register 13	XXh	
06CAAh	DTCCT13	DTC Transfer Count Register 13	XXh	
06CABh	DTRLD13	DTC Transfer Count Reload Register 13	XXh	
06CACh	DTSAR13	DTC Source Address Register 13	XXXXh	
06CADh	B704040		20004	
06CAEh	DTDAR13	DTC Destination Address Register 13	XXXXh	
06CAFh	BT005//			
06CB0h	DTCCR14	DTC Control Register 14	XXh	
06CB1h	DTBLS14	DTC Block Size Register 14	XXh	
06CB2h	DTCCT14	DTC Transfer Count Register 14	XXh	
06CB3h	DTRLD14	DTC Transfer Count Reload Register 14	XXh	
06CB4h	DTSAR14	DTC Source Address Register 14	XXXXh	
06CB5h			20000	
06CB6h	DTDAR14	DTC Destination Address Register 14	XXXXh	
06CB7h				
06CB8h	DTCCR15	DTC Control Register 15	XXh	
06CB9h	DTBLS15	DTC Block Size Register 15	XXh	
06CBAh	DTCCT15	DTC Transfer Count Register 15	XXh	
06CBBh	DTRLD15	DTC Transfer Count Reload Register 15	XXh	
06CBCh	DTSAR15	DTC Source Address Register 15	XXXXh	
06CBDh	DTD 4 D 4 -		20004	
06CBEh	DTDAR15	DTC Destination Address Register 15	XXXXh	
06CBFh	DT00D/-			
06CC0h	DTCCR16	DTC Control Register 16	XXh	
06CC1h	DTBLS16	DTC Block Size Register 16	XXh	
06CC2h	DTCCT16	DTC Transfer Count Register 16	XXh	
06CC3h	DTRLD16	DTC Transfer Count Reload Register 16	XXh	
06CC4h	DTSAR16	DTC Source Address Register 16	XXXXh	
06CC5h	DTD 4 5		20004	
06CC6h	DTDAR16	DTC Destination Address Register 16	XXXXh	
06CC7h				
06CC8h	DTCCR17	DTC Control Register 17	XXh	
06CC9h	DTBLS17	DTC Block Size Register 17	XXh	
06CCAh	DTCCT17	DTC Transfer Count Register 17	XXh	
06CCBh	DTRLD17	DTC Transfer Count Reload Register 17	XXh	
06CCCh	DTSAR17	DTC Source Address Register 17	XXXXh	
06CCDh				
06CCEh	DTDAR17	DTC Destination Address Register 17	XXXXh	
06CCFh				
V: Undofino				

# Table 3.15SFR Information (15) (1)

X: Undefined

Note:



Address	Symbol	Register Name	After Reset	Remarks
06CD0h	DTCCR18	DTC Control Register 18	XXh	
06CD1h	DTBLS18	DTC Block Size Register 18	XXh	
06CD2h	DTCCT18	DTC Transfer Count Register 18	XXh	
06CD3h	DTRLD18	DTC Transfer Count Reload Register 18	XXh	
06CD4h	DTSAR18	DTC Source Address Register 18	XXXXh	
06CD5h				
06CD6h	DTDAR18	DTC Destination Address Register 18	XXXXh	
06CD7h				
06CD8h	DTCCR19	DTC Control Register 19	XXh	
06CD9h	DTBLS19	DTC Block Size Register 19	XXh	
06CDAh	DTCCT19	DTC Transfer Count Register 19	XXh	
06CDBh	DTRLD19	DTC Transfer Count Reload Register 19	XXh	
06CDCh	DTSAR19	DTC Source Address Register 19	XXXXh	
06CDDh				
06CDEh	DTDAR19	DTC Destination Address Register 19	XXXXh	
06CDFh				
06CE0h	DTCCR20	DTC Control Register 20	XXh	
06CE1h	DTBLS20	DTC Block Size Register 20	XXh	
06CE2h	DTCCT20	DTC Transfer Count Register 20	XXh	
06CE3h	DTRLD20	DTC Transfer Count Reload Register 20	XXh	
06CE4h	DTSAR20	DTC Source Address Register 20	XXXXh	
06CE5h	010/1120		70000	
06CE6h	DTDAR20	DTC Destination Address Register 20	XXXXh	
06CE7h	DIDANZO	Die Destination Address Register 20	~~~~	
06CE8h	DTCCR21	DTC Control Register 21	XXh	
06CE9h	DTBLS21	DTC Block Size Register 21	XXh	
06CEAh	DTCCT21	DTC Transfer Count Register 21	XXh	
06CEBh	DTRLD21	DTC Transfer Count Reload Register 21	XXh	
06CEBh	DTSAR21	DTC Source Address Register 21	XXXXh	
06CECh	DISARZI	DTC Source Address Register 21	~~~~	
06CEDh	DTDAR21	DTC Destination Address Desister 21	XXXXh	
	DIDARZI	DTC Destination Address Register 21	*****	
06CEFh	DTOODOO	DTO Ocastral De sister 00	VVL	
06CF0h	DTCCR22	DTC Control Register 22	XXh	
06CF1h	DTBLS22	DTC Block Size Register 22	XXh	
06CF2h	DTCCT22	DTC Transfer Count Register 22	XXh	
06CF3h	DTRLD22	DTC Transfer Count Reload Register 22	XXh	
06CF4h	DTSAR22	DTC Source Address Register 22	XXXXh	
06CF5h			10000	
06CF6h	DTDAR22	DTC Destination Address Register 22	XXXXh	
06CF7h				
06CF8h	DTCCR23	DTC Control Register 23	XXh	
06CF9h	DTBLS23	DTC Block Size Register 23	XXh	
06CFAh	DTCCT23	DTC Transfer Count Register 23	XXh	
06CFBh	DTRLD23	DTC Transfer Count Reload Register 23	XXh	
06CFCh	DTSAR23	DTC Source Address Register 23	XXXXh	
06CFDh				
06CFEh	DTDAR23	DTC Destination Address Register 23	XXXXh	
06CFFh	1	-		
06D00h				
to				
				1

#### SFR Information (16) <sup>(1)</sup> Table 3.16

X: Undefined



Address Syr	mbol Area Name	After Reset	Address size
:			
0FFDBh OFS2	Option Function Select Register 2	(Note 1)	
0FFDFh ID1		(Note 2)	
:			
0FFE3h ID2		(Note 2)	
:			
0FFEBh ID3		(Note 2)	
:			
0FFEFh ID4		(Note 2)	
:			
0FFF3h ID5		(Note 2)	
:			-
0FFF7h ID6		(Note 2)	
:			1
0FFFBh ID7		(Note 2)	
:			1
0FFFFh OFS	Option Function Select Register	(Note 1)	

### Table 3.17 ID code Area, Option Function Select Area

Notes:

1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not perform any additional writes to the option function select area. Erasing the block including the option function select area sets the option function select area to FFh.

The ID code area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not perform any additional writes to the ID code area. Erasing the block including the ID code area sets the ID code area to FFh.



# 4. Bus Access

### 4.1 Bus Access

The number of bus cycles differs depending on the area accessed: ROM, RAM, DTC vector area, DTC control data, and SFR. For ROM and SFR, the restrictions on the number of access cycles differ depending on the CPU clock frequency. Thus the number must be set with the control registers (processor mode register (PM1) and flash control register (FMR2)).

Table 4.1 lists the Data Bus Widths and Bus Cycles for Accessing Different Areas for the R8C/36T-A Group (with data flash).

A part of SFR and data flash are connected to the CPU via an 8-bit bus. When these areas are accessed as word (16-bit) units, they are accessed twice in 8-bit units.

	Bus Width	Number of	Number of Access Cycles			
Access Target	(bit)	Wait Cycles	Byte Access	Word Access (even address)	Word Access (odd address)	
SFR (00002h to 0003Fh)	8	1 wait state	2	4	4	
SFR <sup>(1)</sup> (other than 00002h to 0003Fh)	16	1 wait state	2	2	4	
RAM	16	0 wait state	1	1	2	
Data flash	8	1 wait state	2	4	4	
Program ROM	16	0 wait state	1	1	2	

Table 4.1 Data Bus Widths and Bus Cycles for Accessing Different Areas (CPU clock ≤ 20 MHz)

Note:

1. The number of cycles to write to the following registers is three wait states.

• SSU/IIC: SISR

• Timer RC: TRCSR

The number of cycles to write to the SITDR register for the SSU/IIC is three wait states. However, the number of cycles to write to the SITDR register by DTC access is one wait state.



# 5. System Control

### 5.1 Overview

This chapter describes system control functions, such as ID code checking, register access protection, and option functions.

### 5.2 Registers

Table 5.1 lists the Register Configuration for System Control.

Table 5.1	Register Configuration for System Control

Register Name	Symbol	After Reset	Address	Access Size
Processor Mode Register 0	PM0	00h	00004h	8
Processor Mode Register 1	PM1	1000000b	00005h	8
Protect Register	PRCR	00h	00007h	8
Option Function Select Register 2	OFS2	(Note 1)	0FFDBh	8
Option Function Select Register	OFS	(Note 2)	0FFFFh	8

Notes:

1. The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not perform any additional writes to the OFS2 register. Erasing the block including the OFS2 register sets the OFS2 register to FFh.

2. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not perform any additional writes to the OFS register. Erasing the block including the OFS register sets the OFS register to FFh.

### 5.2.1 Processor Mode Register 0 (PM0)



Bit	Symbol	Bit Name	Function	R/W
b0	—	Reserved	Set to 0.	R/W
b1	—			
b2	—			
b3	PM03	Software reset bit	0: State is retained 1: Reset is generated	R/W
b4	—	Nothing is assigned. The write value n	nust be 0. The read value is 0.	—
b5	_			
b6				
b7	_			

Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting the PM0 register.

# PM03 Bit (Software reset bit)

When the PM03 bit is set to 1, the entire MCU is reset. The read value is 0.



# 5.2.2 Processor Mode Register 1 (PM1)

Ade	dress (	0000	)5h									
	Bit	b	07	b6	b5	b4	b3	b2	b1	b0		
Sy	/mbol	P١	/17		_							
After F	Reset		1	0	0	0	0	0	0	0		
Bit	Sym			P	it Name				Function			R/W
	Synn	100			it Name				FUNCTION			
b0			Rese	erved			Set to 0.					R/W
b1												
b2			Noth	ing is assig	ned. The v	vrite value	must be 0.	The read	value is 0.			—
b3												
b4												
b5												
b6	_											
b7	PM1	17	Bus	cycle wait b	bit				cycle is set cycle is add		ate	R/W

Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting the PM1 register.



# 5.2.3 Protect Register (PRCR)

Ade	dress 00	0007	7h								
	Bit	b	7	b6	b5	b4	b3	b2	b1	b0	
Sy	mbol		-	_	—	—	PRC3	PRC2	PRC1	PRC0	
After F	Reset	0	)	0	0	0	0	0	0	0	
	1						-1				<del>.                                    </del>
Bit	Symbo	ol		E	Sit Name				Function		R/W
b0	PRCC	)	Prote	ct bit 0			0: Disab	led			R/W
b1	PRC1	1	Prote	ct bit 1			1: Enabl	ed <sup>(1)</sup>			R/W
b2	PRC2	2	Prote	ct bit 2			0: Disabled				R/W
							1: Enabl	ed <sup>(2)</sup>			
b3	PRC3	3	Prote	ct bit 3			0: Disab	led			R/W
							1: Enabl	ed <sup>(1)</sup>			
b4	—		Rese	rved			Set to 0.				R/W

Nothing is assigned. The write value must be 0. The read value is 0.

b7 Notes:

b5

b6

1. Once this bit is set to 1, writing remains enabled until it is set to 0 by a program.

2. The PRC2 bit is set to 0 after setting it to 1 (write enabled) and writing to the SFR area. The registers protected by the PRC2 bit must be changed by the instruction after that used to set the PRC2 bit to 1. Interrupts and DTC activation must be disabled between the instruction to set to the PRC2 bit to 1 and the next instruction.

### PRC0 Bit (Protect bit 0)

This bit enables/disables writing to registers CM0, CM1, CM3, CM4, OCD, FRA0, FRA2, and CPSRF.

# PRC1 Bit (Protect bit 1)

This bit enables/disables writing to registers PM0 and PM1.

# PRC2 Bit (Protect bit 2)


This bit enables/disables writing to the PD0 register.

### PRC3 Bit (Protect bit 3)

This bit enables/disables writing to registers OCVREFCR, VCA2, VD1LS, VW0C, VW1C, VW2C, and SVDC.



# 5.2.4 Option Function Select Register 2 (OFS2)



Bit	Symbol	Bit Name	Function	R/W
b0 b1	WDTUFS0 WDTUFS1	Watchdog timer underflow period set bits	<sup>b1 b0</sup> 0 0: 03FFh 0 1: 0FFFh 1 0: 1FFFh 1 1: 3FFFh	R/W R/W
b2		Watchdog timer refresh acceptance	b3 b2	R/W
b3	WDTRCS1	period set bits	0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100%	
b4	—	Reserved	Set to 1.	R/W
b5				
b6				
b7				

Note:

1. The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not perform any additional writes to the OFS2 register. Erasing the block including the OFS2 register sets the OFS2 register to FFh. The value of the OFS2 register is FFh at shipment of blank products. After programming, the value is the same as that programmed by the user. At shipment of factory-programmed products, the value of the OFS2 register is the same as that set in a program by the user.

For an example of the OFS2 register settings, refer to **5.6.1 Option Function Select Area Setting Examples**.

# Bits WDTRCS0 and WDTRCS1

### (Watchdog timer refresh acceptance period set bits)

These bits are used to select the refresh acceptance period as a percentage. Note that the period from the start of counting to underflow is 100%.

For details, refer to 8.3.1.1 Refresh Acceptance Period.



# 5.2.5 Option Function Select Register (OFS)

Address	0FFFFh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CSPROINI	LVDAS	VDSEL1	VDSEL0	ROMCP1	ROMCR	—	WDTON
After Reset	User Setting Value <sup>(1)</sup>							

Bit Name Bit Symbol Function R/W b0 WDTON Watchdog timer start select bit 0: Watchdog timer automatically starts after reset R/W 1: Watchdog timer is stopped after reset b1 Reserved Set to 1. R/W 0: ROM code protect disabled b2 ROMCR ROM code protect disable bit R/W 1: ROMCP1 bit enabled b3 ROMCP1 ROM code protect bit 0: ROM code protect enabled R/W 1: ROM code protect disabled b5 b4 R/W VDSEL0 Voltage detection 0 level b4 0 0: 3.80 V (typ.) selected (Vdet0\_3) b5 VDSEL1 select bits (2) R/W 0 1: 2.85 V (typ.) selected (Vdet0\_2) 1 0: 2.35 V (typ.) selected (Vdet0\_1) 1 1: 1.90 V (typ.) selected (Vdet0\_0) Voltage detection 0 circuit 0: Voltage monitor 0 reset enabled after reset R/W b6 LVDAS start bit 1: Voltage monitor 0 reset disabled after reset (3)b7 CSPROINI Count source protection mode R/W 0: Count source protect mode enabled after reset after reset select bit 1: Count source protect mode disabled after reset

Notes:

- The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a
  program. Do not perform any additional writes to the OFS register. Erasing the block including the OFS register
  sets the OFS register to FFh. The value of the OFS register is FFh at shipment of blank products. After
  programming, the value is the same as that programmed by the user. At shipment of factory-programmed
  products, the value of the OFS register is the same as that set in a program by the user.
- 2. The same voltage detection 0 level selected by bits VDSEL0 and VDSEL1 is set in both the voltage monitor 0 reset and power-on reset functions.
- 3. Set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset) to use the power-on reset or voltage monitor 0 reset.

For an example of the OFS register settings, refer to 5.6.1 Option Function Select Area Setting Examples.

# LVDAS Bit (Voltage detection 0 circuit start bit)

The Vdet0 voltage monitored in the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.



### 5.3 ID Code Area

### 5.3.1 Overview

The ID code area is assigned to certain of the highest addresses for each vector in the fixed vector table, 0FFDFh, 0FFE3h, 0FFEBh, 0FFE7h, 0FFF7h, and 0FFFBh. Figure 5.1 shows the ID Code Area.

ID code an	rea		
Address			
0FFDFh to 0FFDCh		Undefined instruction vector	
0FFE3h to 0FFE0h	ID2	Overflow vector	
0FFE7h to 0FFE4h		BRK instruction vector	
0FFEBh to 0FFE8h	/ID3	Address match vector	
0FFEFh to 0FFECh	ID4	Single-step vector	
0FFF3h to 0FFF0h	ID5	Watchdog timer, oscillation stop detection, voltage monitor 1, voltage monitor 2	
0FFF7h to 0FFF4h	ID6	Address break vector	
0FFFBh to 0FFF8h	UD7	Reserved area	
0FFFFh to 0FFFCh	OFS	Reset vector	
l l			
		4 bytes	

Figure 5.1 ID Code Area

### 5.3.2 Function

The ID code area is used in standard serial I/O mode. Its operation differs depending on whether the 3 bytes in the reset vector at addresses 0FFFCh to 0FFFEh are FFFFFFh or not.

If the value is not FFFFFFh in standard serial I/O mode, the ID code stored in the ID code area (stored ID code) and that sent from the serial programmer or the on-chip debugging emulator are examined to see whether they match. If they match, the commands are accepted. Otherwise, the commands are not accepted. To use the serial programmer or the on-chip debugging emulator, write predetermined ID codes, in advance, to the ID code area. If the value is FFFFFFh, the ID codes are not examined and all commands are accepted.

The ID code area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

The ID code with the character combination expressed "ALeRASE" in ASCII is the reserved word for the forced erase function. The ID code "Protect" is the reserved word for the standard serial I/O mode disabled function.

Table 5.2 lists the ID Code Reserved Word. When the combination of ID codes and addresses match those listed in Table 5.2 respectively, the ID codes form the corresponding reserved word. When the forced erase function or standard serial I/O mode disabled function is not used, use another combination of ID codes.



ID Code Storage Address		ID Code Reserved Word (ASCII) <sup>(1)</sup>					
		ALeRASE (Forced Erase Function)	Protect (Standard Serial I/O Mode Disabled Function)				
0FFDFh	ID1	41h (upper-case "A")	50h (upper-case "P")				
0FFE3h	ID2	4Ch (upper-case "L")	72h (lower-case "r")				
0FFEBh	ID3	65h (lower-case "e")	6Fh (lower-case "o")				
0FFEFh	ID4	52h (upper-case "R")	74h (lower-case "t")				
0FFF3h	ID5	41h (upper-case "A")	65h (lower-case "e")				
0FFF7h	ID6	53h (upper-case "S")	63h (lower-case "c")				
0FFFBh	ID7	45h (upper-case "E")	74h (lower-case "t")				

Note:

1. When the combination of ID codes and addresses match those listed in Table 5.2 respectively, the ID codes form the corresponding reserved word.

### 5.3.3 Forced Erase Function

The forced erase function is used in standard serial I/O mode. When the ID code sent from the serial programmer or the on-chip debugging emulator is the ASCII code "ALeRASE", the entire data in the user ROM area will be erased. However, if the stored ID codes are any value other than "ALeRASE" (refer to **Table 5.2 ID Code Reserved Word**) and when the ROMCR bit is 1 and the ROMCP1 bit is 0 (ROM code protect enabled) in the OFS register, a forced erase is not performed and the ID codes are examined with the ID code check function. Table 5.3 lists the Conditions and Operations of Forced Erase Function.

Also, when the stored ID codes are set to "ALeRASE" in ASCII, if the ID codes sent from the serial programmer or the on-chip debugging emulator are "ALeRASE", the data in the user ROM area will be erased. For ID codes other than "ALERASE", the ID codes do not match and no command is accepted, and thus the user ROM area remains protected.

Table 5.3	Conditions and Operations of Forced Erase Function

Condition			
ID code from serial programmer or on-chip debugging emulator	ID code in ID code storage address	Bits ROMCP1 and ROMCR in OFS register	Operation
ALeRASE	ALeRASE	—	Erasure of whole user ROM
	Other than ALeRASE <sup>(1)</sup>	Other than 01b (ROM code protect disabled)	area (forced erase function)
		01b (ROM code protect enabled)	ID code check (ID code check function)
Other than ALeRASE	ALeRASE	_	ID code check (ID code check function. No ID code match.)
	Other than ALeRASE <sup>(1)</sup>	_	ID code check (ID code check function)

Note:

1. Refer to 5.3.4 Standard Serial I/O Mode Disabled Function for the case where the ID code is "Protect".

## 5.3.4 Standard Serial I/O Mode Disabled Function

The standard serial I/O mode disabled function is used in standard serial I/O mode. When an ID code is "Protect" in ASCII (refer to **Table 5.2 ID Code Reserved Word**), no communication with the serial programmer or the on-chip debugging emulator is performed. This prevents the flash memory from being read, written, or erased using the serial programmer or the on-chip debugging emulator.

If the ID code is set to "Protect" in ASCII when the ROMCR bit is 1 and the ROMCP1 bit is 0 (ROM code protect enabled) in the OFS register, ROM code protection cannot be disabled using the serial programmer or the on-chip debugging emulator. This prevents the flash memory from being read, written, or erased using the serial programmer, the on-chip debugging emulator, or the parallel programmer.

### 5.3.5 Notes on ID Code Area (Setting Example)

The ID code area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. The following shows a setting example.

• To set 55h in all of the ID code area

.org 00FFDCH	
.lword dummy   (55000000h)	; UND
.lword dummy   (55000000h)	; INTO
.lword dummy	; BREAK
.lword dummy   (55000000h)	; ADDRESS MATCH
.lword dummy   (55000000h)	; SET SINGLE STEP
.lword dummy   (55000000h)	; WDT
.lword dummy   (55000000h)	; ADDRESS BREAK
.lword dummy   (55000000h)	; RESERVE
	1 11 01 1 1

Programming formats vary depending on the compiler. Check the compiler manual.



#### 5.4 Protection

The protection function protects important registers from being easily rewritten if a program runs out of control. The following registers are protected by the PRCR register.

 Table 5.4
 PRCR Register Bits and Registers Protected

Bit	Register Protected			
PRC0	Registers CM0, CM1, CM3, CM4, OCD, FRA0, FRA2, and CPSRF			
PRC1	Registers PM0 and PM1			
PRC2	PD0 register			
PRC3	Registers OCVREFCR, VCA2, VD1LS, VW0C, VW1C, VW2C, and SVDC			

#### 5.5 Option Function Select Area

#### 5.5.1 Overview

The option function select area allows the user to select the MCU state after a reset and to disable rewriting in parallel I/O mode.

This area is allocated at addresses 0FFFFh (highest of the reset vector in the fixed vector table) and address 0FFDBh.

Figure 5.2 shows the Option Function Select Area.




Figure 5.2 Option Function Select Area



#### 5.6 Notes on System Control

#### 5.6.1 Option Function Select Area Setting Examples

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. The following shows setting examples.

• To set FFh in the OFS2 register .org 00FFDBH .byte 0FFh Programming formats vary depending on the compiler. Check the compiler manual.

• To set FFh in the OFS register .org 00FFFCH .lword reset | (0FF000000h) ; RESET Programming formats vary depending on the compiler. Check the compiler manual.



# 6. Resets


The following resets are provided: hardware reset, power-on reset, voltage monitor 0 reset triggered by the voltage detection circuit, watchdog timer reset, and software reset.

#### 6.1 Overview

Table 6.1 lists the Reset Names and Sources and Figure 6.1 shows the Reset Circuit Block Diagram.

Table 6.1Reset Names and Sources	Table 6.1	Reset Na	ames and	Sources
----------------------------------	-----------	----------	----------	---------

Reset Name	Source
Hardware reset	When a low level is applied to the $\overline{RESET}$ pin.
Power-on reset	When VCC is turned on.
Voltage monitor 0 reset	When VCC falls below Vdet0, which is detected by voltage detection circuit 0.
Watchdog timer reset	When the watchdog timer underflows.
Software reset	When 1 is written to the PM03 bit in the PM0 register by a program.







#### 6.2 Registers

Table 6.2 lists the Register Configuration for Reset.

#### Table 6.2 Register Configuration for Reset

Register Name	Symbol	After Reset	Address	Access Size
Processor Mode Register 0	PM0	00h	00004h	8
Reset Source Determination Register	RSTFR	00XXXXXXb	00028h	8
Option Function Select Register 2	OFS2	(Note 1)	0FFDBh	8
Option Function Select Register	OFS	(Note 2)	0FFFFh	8

Notes:

1. The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not perform any additional writes to the OFS2 register. Erasing the block including the OFS2 register sets the OFS2 register to FFh.

2. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not perform any additional writes to the OFS register. Erasing the block including the OFS register sets the OFS register to FFh.

#### 6.2.1 Processor Mode Register 0 (PM0)

Address 00004h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	—	—	_	PM03	_	—	—
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	—	Reserved	Set to 0.	R/W
b1	—			
b2	—			
b3	PM03	Software reset bit	0: State is retained 1: Reset is generated	R/W
b4	—	Nothing is assigned. The write value n	nust be 0. The read value is 0.	—
b5	—			
b6	_			
b7				

Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting the PM0 register.

#### PM03 Bit (Software reset bit)

When the PM03 bit is set to 1, the entire MCU is reset. The read value is 0.



# 6.2.2 Reset Source Determination Register (RSTFR)

Ad	dress 0	002	8h									
	Bit	p.	7	b6	b5	b4	b3	b2	b1	b0		
S	ymbol	_	-		_	_	WDR	SWR	HWR	CWR	7	
After	Reset	C	)	0	Х	Х	Х	Х	Х	Х	(Note 1)	
	1											
Bit	Symb	loo		В	it Name				Function			R/W
b0	CWF	२	Cold	start-up/wa	arm start-u	р	0: Cold start-up					R/W
			deter	mine flag <sup>(;</sup>	2, 3)		1: Warm start-up					
b1	HWF	२	Hard	ware reset	detect flag		0: Not detected					R
b2	SWF	२	Softw	are reset o	detect flag		1: Detec	ted				R
b3	WDF	२	Watc	hdog timer	reset dete	ct flag						R
b4	—		Rese	rved			The read	d value is u	ndefined.			R
b5	-											
b6 — Nothing is assigned. The write value must be 0. The read value is 0.								—				
b7	—											

Notes:


1. The CWR bit is set to 0 (cold start-up) after power-on or voltage monitor 0 reset. This bit remains unchanged after a hardware reset, software reset, or watchdog timer reset.

2. The CWR bit is set to 1 by writing 1 by a program. (Writing 0 to this bit has no effect.)

3. When the VW0C0 bit in the VW0C register is 0 (voltage monitor 0 reset disabled), the CWR bit is undefined.



#### 6.2.3 Option Function Select Register 2 (OFS2)



Bit	Symbol	Bit Name	Function	R/W
b0 b1	WDTUFS0 WDTUFS1	Watchdog timer underflow period set bits	<sup>b1 b0</sup> 0 0: 03FFh 0 1: 0FFFh 1 0: 1FFFh 1 1: 3FFFh	R/W R/W
b2	WDTRCS0		b3 b2	R/W
b3	WDTRCS1	period set bits	0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100%	R/W
b4	—	Reserved	Set to 1.	R/W
b5	_			
b6	—			
b7	—			

Note:

1. The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not perform any additional writes to the OFS2 register. Erasing the block including the OFS2 register sets the OFS2 register to FFh. The value of the OFS2 register is FFh at shipment of blank products. After programming, the value is the same as that programmed by the user. At shipment of factory-programmed products, the value of the OFS2 register is the same as that set in a program by the user.

For an example of the OFS2 register settings, refer to **5.6.1 Option Function Select Area Setting Examples**.

# Bits WDTRCS0 and WDTRCS1

#### (Watchdog timer refresh acceptance period set bits)

These bits are used to select the refresh acceptance period as a percentage. Note that the period from the start of counting to underflow is 100%.

For details, refer to 8.3.1.1 Refresh Acceptance Period.



### 6.2.4 Option Function Select Register (OFS)

Address	0FFFFh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CSPROINI	LVDAS	VDSEL1	VDSEL0	ROMCP1	ROMCR	—	WDTON
After Reset	User Setting Value <sup>(1)</sup>							

Bit Symbol Bit Name Function R/W b0 WDTON Watchdog timer start select bit 0: Watchdog timer automatically starts after reset R/W 1: Watchdog timer is stopped after reset b1 Reserved Set to 1. R/W 0: ROM code protect disabled b2 ROMCR ROM code protect disable bit R/W 1: ROMCP1 bit enabled b3 ROMCP1 ROM code protect bit 0: ROM code protect enabled R/W 1: ROM code protect disabled b5 b4 R/W VDSEL0 Voltage detection 0 level b4 0 0: 3.80 V (typ.) selected (Vdet0\_3) b5 VDSEL1 select bits (2) R/W 0 1: 2.85 V (typ.) selected (Vdet0\_2) 1 0: 2.35 V (typ.) selected (Vdet0\_1) 1 1: 1.90 V (typ.) selected (Vdet0\_0) Voltage detection 0 circuit 0: Voltage monitor 0 reset enabled after reset R/W b6 LVDAS start bit 1: Voltage monitor 0 reset disabled after reset (3)b7 CSPROINI Count source protection mode R/W 0: Count source protect mode enabled after reset after reset select bit 1: Count source protect mode disabled after reset

Notes:

- The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a
  program. Do not perform any additional writes to the OFS register. Erasing the block including the OFS register
  sets the OFS register to FFh. The value of the OFS register is FFh at shipment of blank products. After
  programming, the value is the same as that programmed by the user. At shipment of factory-programmed
  products, the value of the OFS register is the same as that set in a program by the user.
- 2. The same voltage detection 0 level selected by bits VDSEL0 and VDSEL1 is set in both the voltage monitor 0 reset and power-on reset functions.
- 3. Set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset) to use the power-on reset or voltage monitor 0 reset.

For an example of the OFS register settings, refer to 5.6.1 Option Function Select Area Setting Examples.

# LVDAS Bit (Voltage detection 0 circuit start bit)


The Vdet0 voltage monitored in the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.



#### 6.3 Operation

#### 6.3.1 Reset Sequence

Figure 6.2 shows the Reset Sequence using a hardware reset as an example. When the internal reset signal is cleared, the CPU starts operation from the reset vector (addresses 0FFFCh to 0FFFEh) after a predetermined time has elapsed.





#### 6.3.2 Hardware Reset

The hardware reset is the reset that is caused by the  $\overline{\text{RESET}}$  pin. When a low level is applied to the  $\overline{\text{RESET}}$  pin under the condition that the supply voltage meets the recommended operating conditions, the CPU, SFRs, and I/O ports are initialized (refer to **Table 6.3 Pin States while RESET Pin Level is Low, Figure 6.8 CPU Register States after Reset**, and **Tables 3.1** to **3.16 SFR Information**).

When the  $\overline{\text{RESET}}$  pin is changed from low to high, a program is executed starting at the address indicated by the reset vector. The low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock after a reset.

For the states of the SFRs after a reset, refer to **3.2 Special Function Registers (SFRs)**.

The internal RAM is not initialized. If the  $\overline{\text{RESET}}$  pin is set to low while writing to the internal RAM, the RAM values will be undefined.

Figure 6.3 shows the Hardware Reset Circuit Example and Operation. Figure 6.4 shows the Hardware Reset Circuit Example (Using External Supply Voltage Detection Circuit) and Operation.

#### 6.3.2.1 When Power Supply is Stable

- (1) Apply a low level to the  $\overline{\text{RESET}}$  pin.
- (2) Wait for  $10 \ \mu s$ .
- (3) Apply a high level to the  $\overline{\text{RESET}}$  pin.

#### 6.3.2.2 When Power Supply is Turned on

- (1) Apply a low level to the  $\overline{\text{RESET}}$  pin.
- (2) Let the supply voltage increase until it meets the recommended operating conditions.
- (3) Wait for td(P-R) until the internal power supply is stabilized (refer to 28. Electrical Characteristics).
- (4) Wait for  $10 \ \mu s$ .
- (5) Apply a high level to the  $\overline{\text{RESET}}$  pin.






Figure 6.3Hardware Reset Circuit Example and Operation




Figure 6.4 Hardware Reset Circuit Example (Using External Supply Voltage Detection Circuit) and Operation



#### 6.3.3 Power-On Reset

When the  $\overline{\text{RESET}}$  pin is connected to the VCC pin via a resistor and the VCC pin voltage level rises, the poweron reset is activated and the CPU, SFRs, and I/O ports are initialized. The internal RAM values will be undefined. In addition, when a capacitor is connected to the  $\overline{\text{RESET}}$  pin, ensure that the voltage applied to the  $\overline{\text{RESET}}$  pin is always 0.8 VCC or more.

When the voltage applied to the VCC pin reaches Vdet0 or above, the low-speed on-chip oscillator clock count starts. When the low-speed on-chip oscillator clock count reaches 32, the internal reset signal goes high and the MCU proceeds to the reset sequence (refer to Figure 6.2). The low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock after a reset.

For the states of the SFRs after a reset, refer to 3.2 Special Function Registers (SFRs).

To use the power-on reset, set the LVDAS bit in the OFS register to 0 (voltage monitor 0 reset enabled) and enable the voltage monitor 0 reset.

Figure 6.5 shows the Power-On Reset Circuit Example and Operation.




Figure 6.5 Power-On Reset Circuit Example and Operation



#### 6.3.4 Voltage Monitor 0 Reset

The voltage monitor 0 reset is due to the on-chip voltage detection 0 circuit. The voltage detection 0 circuit monitors the voltage applied to the VCC pin. Vdet0 is the detection level. To use the voltage monitoring 0 reset, set the LVDAS bit in the OFS register to 0 (voltage monitoring 0 reset enabled after reset). The Vdet0 detection level can be changed by setting bits VDSEL0 and VDSEL1 in the OFS register.

When the input voltage to the VCC pin falls to the Vdet0 level or lower, the CPU, SFRs and I/O ports are initialized.

When the voltage applied to the VCC pin next rises to the Vdet0 level or higher, the low-speed on-chip oscillator clock count starts. When the low-speed on-chip oscillator clock count reaches 32, the internal reset signal goes high and the MCU proceeds to the reset sequence (refer to Figure 6.2). The low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock after a reset.

To use the power-on reset, set the LVDAS bit and enable the voltage monitor 0 reset.

Bits VDSEL0, VDSEL1, and LVDAS cannot be changed by a program. To set these bits, write values to b4 to b6 at address 0FFFFh using a flash programmer.


#### For details on the OFS register, refer to 6.2.4 Option Function Select Register (OFS).

For details on the states of the SFRs after a voltage monitor 0 reset, refer to **3.2 Special Function Registers** (SFRs).

The internal RAM is not initialized. If the voltage applied to the VCC pin falls to Vdet0 or lower while writing to the internal RAM, the RAM values will be undefined.

For details on the voltage monitor 0 reset, refer to 7. Voltage Detection Circuit.

Figure 6.6 shows the Voltage Monitor 0 Reset Circuit Example and Operation.





#### 6.3.5 Watchdog Timer Reset

When the RIS bit in the RISR register is 1 (watchdog timer reset enabled), if the watchdog timer underflows, the CPU, SFRs, and I/O ports are initialized. Next, the program located at the address indicated by the reset vector is executed. The low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock after a reset.

For the states of the SFR after a watchdog timer reset, refer to **3.2 Special Function Registers (SFRs)**. The internal RAM is not initialized. When the watchdog timer underflows while writing to the internal RAM,

the RAM values will be undefined.

The underflow period and refresh acceptance period for the watchdog timer are set by bits WDTUFS0 and WDTUFS1 and bits WDTRCS0 and WDTRCS1 in the OFS2 register, respectively.

For details on the watchdog timer, refer to 8. Watchdog Timer.

#### 6.3.6 Software Reset

When the PM03 bit in the PM0 register is 1 (MCU reset), the CPU, SFRs, and I/O ports are initialized. Next, the program located at the address indicated by the reset vector is executed. The low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock after a reset.

For the states of the SFRs after a software reset, refer to **3.2 Special Function Registers (SFRs)**. The internal RAM is not initialized.

# 6.3.7 Cold Start-Up/Warm Start-Up Determination Function

The CWR bit in the RSTFR register is used to determine whether a cold start-up reset process was initiated at power-on, or whether a warm start-up reset process was initiated during operation.

The CWR bit is set to 0 (cold start-up) at power-on and also set to 0 by a voltage monitor 0 reset. If 1 is written to the CWR bit by a program, it is set to 1. This bit remains unchanged after a hardware reset, software reset, or watchdog timer reset.

The cold start-up/warm stat-up determination function uses the voltage monitor 0 reset.

Figure 6.7 shows an Example of Cold Start-Up/Warm Start-Up Function Operation.




Figure 6.7 Example of Cold Start-Up/Warm Start-Up Function Operation

#### 6.3.8 Reset Source Determination Function

The RSTFR register can be used to detect whether a hardware reset, software reset, or watchdog timer reset has occurred.

If a hardware reset occurs, the HWR bit in the RSTFR register is set to 1 (detected). If a software reset occurs, the SWR bit in the RSTFR register is set to 1 (detected). If a watchdog timer reset occurs, the WDR bit in the RSTFR register is set to 1 (detected).



#### 6.4 States during Reset

#### 6.4.1 Pin States while RESET Pin Level is Low

Table 6.3 lists the Pin States while RESET Pin Level is Low.

#### Table 6.3Pin States while RESET Pin Level is Low

Pin Name	Pin Function
P0, P1, P2, P3, P5_0 to P5_4, P5_6, P5_7, P6, P8_0 to P8_6	Input port
P4_2 to P4_7	Input port

#### 6.4.2 CPU Register States after Reset

Figure 6.8 shows the CPU Register States after Reset.




Figure 6.8 CPU Register States after Reset



# 7. Voltage Detection Circuit

The voltage detection circuit is used to monitor the voltage applied to the VCC pin. The VCC input voltage can be monitored by a program.

#### 7.1 Overview

The detection voltage for voltage detection 0 can be selected from four levels with the OFS register.

The detection voltage for voltage detection 1 can be selected from sixteen levels with the VD1LS register.


The voltage monitor 0 reset and voltage monitor 1 and 2 interrupts can be used.


Table 7.1 lists the Voltage Detection Circuit Specifications. Figure 7.1 shows the Voltage Detection Circuit Block Diagram. Figure 7.2 shows the Voltage Monitor 0 Reset Generation Circuit Block Diagram. Figure 7.3 shows the Voltage Monitor 1 Interrupt Generation Circuit Block Diagram. Figure 7.4 shows the Voltage Monitor 2 Interrupt Generation Circuit Block Diagram.

	Item	Voltage Monitor 0	Voltage Monitor 1	Voltage Monitor 2	
VCC monitor	Voltage to be monitored	Vdet0	Vdet1	Vdet2	
	Detection target	Whether passing through Vdet0 by falling	Whether passing through Vdet1 by rising or falling	Whether passing through Vdet2 by rising or falling	
	Detection voltage	Selectable from 4 levels with the OFS register	Selectable from 16 levels with the VD1LS register	Fixed level	
	Monitor	None	The VW1C3 bit in the VW1C register	The VW2C3 bit in the VW2C register	
			Higher or lower than Vdet1	Higher or lower than Vdet2	
Process at	Reset	Voltage monitor 0 reset	None	None	
voltage detection		Reset at Vdet0 > VCC, CPU operation is restarted at VCC > Vdet0			
	Interrupts	None	Voltage monitor 1 interrupt	Voltage monitor 2 interrupt	
			Non-maskable or maskable selectable	Non-maskable or maskable selectable	
			Interrupt request at Vdet1 > VCC and/or VCC > Vdet1	Interrupt request at Vdet2 > VCC and/or VCC > Vdet2	
Digital filter	Switching enabled/disabled	No digital filter function	Available	Available	
	Sampling time	—	(fLOCO divided by n) × 2 n: 1, 2, 4, or 8	(fLOCO divided by n) × 2 n: 1, 2, 4, or 8	

Table 7.1 Voltage Detection Circuit Specifications










Figure 7.2 Voltage Monitor 0 Reset Generation Circuit Block Diagram





Figure 7.3 Voltage Monitor 1 Interrupt Generation Circuit Block Diagram







#### 7.2 Registers

Table 7.2 lists the Voltage Detection Circuit Register Configuration.

Table 7.2	Voltage Detection Circuit Register Configuration
-----------	--

Register Name	Symbol	After Reset	Address	Access Size
Voltage Monitor Circuit Control Register	CMPA	00h	00030h	8
Voltage Monitor Circuit Edge Select Register	VCAC	00h	00031h	8
Voltage Detection Register 2	VCA2	00000000b or 00100000b <sup>(1)</sup>	00034h	8
Voltage Detection 1 Level Select Register	VD1LS	00000111b	00036h	8
Voltage Monitor 0 Circuit Control Register	VW0C	1100XX10b or 1100XX11b <sup>(1)</sup>	00038h	8
Voltage Monitor 1 Circuit Control Register	VW1C	10001010b	00039h	8
Voltage Monitor 2 Circuit Control Register	VW2C	10001010b	0003Ah	8
Option Function Select Register	OFS	(Note 2)	0FFFFh	8

Notes:

1. The value after reset differs depending on the LVDAS bit in the OFS register.

2. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not perform any additional writes to the OFS register. Erasing the block including the OFS register sets the OFS register to FFh.

# 7.2.1 Voltage Monitor Circuit Control Register (CMPA)

Address (	Address 00030h											
Bit	b7	b6	b5	b4	b3	b2	b1	b0				
Symbol			IRQ2SEL	IRQ1SEL			_					
After Reset	0	0	0	0	0	0	0	0				

Bit	Symbol	Bit Name	Function	R/W
b0	—	Reserved	Set to 0.	R/W
b1	—			
b2	—			
b3	—			
b4	IRQ1SEL	Voltage monitor 1 interrupt type select bit	0: Non-maskable interrupt 1: Maskable interrupt	R/W
b5	IRQ2SEL	Voltage monitor 2 interrupt type select bit		R/W
b6	—	Reserved	Set to 0.	R/W
b7	_			

## 7.2.2 Voltage Monitor Circuit Edge Select Register (VCAC)

Ade	dress 0	0031h									
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Sy	/mbol	_	—	—	—	—	VCAC2	VCAC1	_	]	
After F	Reset	0	0	0	0	0	0	0	0	-	
<b>D</b> ''				DYN							DAA
Bit	Symb	0		Bit Nam	e			Funct	ion		R/W
b0	—	N	othing is assig	ned. The	write value	must be 0	). The read v	/alue is 0.			—
b1	VCAC	C1 Va	oltage monitor	· 1 circuit e	dge select	~	0: One edge				R/W
b2	VCAC	22 Vo	oltage monitor	2 circuit e	dge select	bit <sup>(2)</sup>	1: Both edge	es			R/W
b3	_	N	othing is assig	ned. The	write value	must be 0	). The read v	/alue is 0.			_
b4	—										
b5	—										
b6	_										
b7	_										

Notes:

- 1. When the VCAC1 bit is set tot 0 (one edge), the VW1C7 bit in the VW1C register is enabled. Set the VW1C7 bit after setting the VCAC1 bit to 0.
- 2. When the VCAC2 bit is set tot 0 (one edge), the VW2C7 bit in the VW2C register is enabled. Set the VW2C7 bit after setting the VCAC2 bit to 0.

#### 7.2.3 Voltage Detection Register 2 (VCA2)

Address	00034h										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	VCA27	VCA26	VCA25	—	—	—	_	—			
After Reset	0	0	0	0	0	0	0	0			
	The above applies when the LVDAS bit in the OFS register is 1.										
After Reset	0	0	1	0	0	0	0	0			
	The above applies when the LVDAS bit in the OFS register is 0.										

Bit	Symbol	Bit Name	Function	R/W
b0	—	Reserved	Set to 0.	R/W
b1	—			
b2	—			
b3	_			
b4	—			
b5	VCA25	Voltage detection 0 enable bit <sup>(1)</sup>	<ul><li>0: Voltage detection 0 circuit disabled</li><li>1: Voltage detection 0 circuit enabled</li></ul>	R/W
b6	VCA26	Voltage detection 1 enable bit <sup>(2)</sup>	<ul><li>0: Voltage detection 1 circuit disabled</li><li>1: Voltage detection 1 circuit enabled</li></ul>	R/W
b7	VCA27	Voltage detection 2 enable bit <sup>(3)</sup>	<ul><li>0: Voltage detection 2 circuit disabled</li><li>1: Voltage detection 2 circuit enabled</li></ul>	R/W

Notes:

- 1. To use the voltage monitor 0 reset, set the VCA25 bit to 1.
- 2. To use the voltage detection 1 interrupt or the VW1C3 bit in the VW1C register, set the VCA26 bit to 1. After the VCA26 bit is set from 0 to 1 and td(E-A) has elapsed, the voltage detection 1 circuit operates.
- 3. To use the voltage detection 2 interrupt or the VW2C3 bit in the VW2C register, set the VCA27 bit to 1. After the VCA27 bit is set from 0 to 1 and td(E-A) has elapsed, the voltage detection 2 circuit operates. Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VCA2 register.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VCA2 register.




# 7.2.4 Voltage Detection 1 Level Select Register (VD1LS)

Ade	dress 000	36h								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Sy	/mbol		—	—	—	VD1S3	VD1S2	VD1S1	VD1S0	
After F	Reset	0	0	0	0	0	1	1	1	
		1		5% N1				:		<b>D</b> 444
Bit	Symbol			Bit Name				Functior	ו	R/W
b0	VD1S0		•	on 1 level s		b3 b2 b1	0: 2.19 V	(V/det1 0)		R/W
b1	VD1S1	(Турі	cal voltage	when the	voltage falls	51	1: 2.34 V	. ,		R/W
b2	VD1S2						0: 2.49 V	· — /		R/W
b3	VD1S3	1					1: 2.64 V			R/W
						010	0: 2.79 V	(Vdet1_4)		
						0 1 0	1: 2.94 V	(Vdet1_5)		
						011	0: 3.09 V	(Vdet1_6)		
							1: 3.24 V	. ,		
							0: 3.39 V	. ,		
							1: 3.54 V			
							0: 3.69 V	. ,		
							1: 3.84 V	. ,		
							0: 3.99 V	. ,		
							1: 4.14 V	. ,		
							0: 4.29 V			
							1: 4.44 V			
b4	—	Noth	ing is assig	ned. The v	vrite value r	must be 0.	The read v	/alue is 0.		—
b5	—									
b6	_	]								
b7	—	]								

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VD1LS register.



#### 7.2.5 Voltage Monitor 0 Circuit Control Register (VW0C)



Bit	Symbol	Bit Name	Function	R/W
b0	VW0C0	Voltage monitor 0 reset enable bit <sup>(1)</sup>	0: Disabled	R/W
			1: Enabled	
b1	—	Reserved	Set to 1.	R/W
b2		Reserved	The read value is undefined.	R
b3	—			
b4		Reserved	Set to 0.	R/W
b5				
b6	_	Reserved	Set to 1.	R/W
b7	—			

Note:

1. The VW0C0 bit is enabled when the VCA25 bit in the VCA2 register is 1 (voltage detection 0 circuit enabled). The value written to the VW0C0 bit must be the value after reset.

To set the VW0C0 bit to 1, follow the procedure below:

(1) Set the VCA25 bit to 1

(2) Wait for td(E-A) until the detection circuit operates.

(3) Set the VW0C0 bit to 1.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VW0C register.



## 7.2.6 Voltage Monitor 1 Circuit Control Register (VW1C)

Address	Address 00039h											
Bit	b7	b6	b5	b4	b3	b2	b1	b0				
Symbol	VW1C7		VW1F1	VW1F0	VW1C3	VW1C2	VW1C1	VW1C0				
After Reset	1	0	0	0	1	0	1	0				

Bit	Symbol	Bit Name	Function	R/W
b0	VW1C0	Voltage monitor 1 interrupt enable bit <sup>(1)</sup>	0: Disabled 1: Enabled	R/W
b1	VW1C1	Voltage monitor 1 digital filter mode select bit <sup>(2, 3)</sup>	<ul><li>0: Digital filter enabled mode (digital filter circuit enabled)</li><li>1: Digital filter disabled mode (digital filter circuit disabled)</li></ul>	R/W
b2	VW1C2	Voltage change detection flag <sup>(4, 5)</sup>	0: Not detected 1: Detected by passing through Vdet1	R/W
b3	VW1C3	Voltage detection 1 signal monitor flag (4)	0: VCC < Vdet1 1: VCC ≥ Vdet1 or voltage detection 1 circuit disabled	R
b4	VW1F0	Sampling clock select bits <sup>(3)</sup>	b5 b4	R/W
b5	VW1F1		<ul> <li>0 0: fLOCO divided by 1</li> <li>0 1: fLOCO divided by 2</li> <li>1 0: fLOCO divided by 4</li> <li>1 1: fLOCO divided by 8</li> </ul>	R/W
b6	—	Reserved	Set to 0.	R/W
b7	VW1C7	Voltage monitor 1 interrupt generation condition select bit <sup>(6)</sup>	0: VCC reaches Vdet1 or above 1: VCC reaches Vdet1 or below	R/W

Notes:

- The VW1C0 bit is enabled when the VCA26 bit in the VCA2 register is 1 (voltage detection 1 circuit enabled). When the VCA26 bit is 0 (voltage detection 1 circuit disabled), set the VW1C0 bit to 0 (disabled). To set the VW1C0 bit to 1 (enabled), refer to Table 7.3 Procedure for Setting Bits Associated with Voltage Monitor 1 Interrupt.
- 2. When the digital filter is used (the VW1C1 bit is 0), set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on).

When the voltage monitor 1 interrupt is used to exit stop mode, set the VW1C1 bit in the VW1C register to 1 (digital filter disabled mode).

- 3. When the VW1C0 bit is 1 (enabled), do not set bits VW1C1 and VW1F0 to VW1F1 at the same time (with one instruction).
- 4. Bits VW1C2 and VW1C3 are enabled when the VC26 bit is 1 (voltage detection 1 circuit enabled).
- 5. Set to 0 by a program. This bit is set to 0 by writing 0 by a program, but writing 1 has no effect.
- 6. The VW1C7 bit is enabled when the VCAC1 bit in the VCAC register is 0 (one edge). Set the VCAC1 bit to 0 before setting the VW1C7 bit.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VW1C register. Rewriting the VW1C register may set the VW1C2 bit to 1. Rewrite this register before setting the VW1C2 bit to 0.



## 7.2.7 Voltage Monitor 2 Circuit Control Register (VW2C)

Address	Address 0003Ah										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	VW2C7	—	VW2F1	VW2F0	VW2C3	VW2C2	VW2C1	VW2C0			
After Reset	1	0	0	0	1	0	1	0			

Bit	Symbol	Bit Name	Function	R/W
b0	VW2C0	Voltage monitor 2 interrupt enable bit <sup>(1)</sup>	0: Disabled 1: Enabled	R/W
b1	VW2C1	Voltage monitor 2 digital filter mode select bit <sup>(2, 3)</sup>	0: Digital filter enabled mode (digital filter circuit enabled) 1: Digital filter disabled mode (digital filter circuit disabled)	R/W
b2	VW2C2	Voltage change detection flag (4, 5)	0: Not detected 1: Detected by passing through Vdet2	R/W
b3	VW2C3	Voltage detection 2 signal monitor flag <sup>(5)</sup>	0: VCC < Vdet2 1: VCC ≥ Vdet2 or voltage detection 2 circuit disabled	R
b4	VW2F0	Sampling clock select bits <sup>(3)</sup>		R/W
b5	VW2F1		<ul> <li>0 0: fLOCO divided by 1</li> <li>0 1: fLOCO divided by 2</li> <li>1 0: fLOCO divided by 4</li> <li>1 1: fLOCO divided by 8</li> </ul>	R/W
b6	—	Reserved	Set to 0.	R/W
b7	VW2C7	Voltage monitor 2 interrupt generation condition select bit <sup>(6)</sup>	0: VCC reaches Vdet2 or above 1: VCC reaches Vdet2 or below	R/W

Notes:

- 1. The VW2C0 bit is enabled when the VCA27 bit in the VCA2 register is 1 (voltage detection 2 circuit enabled). When the VCA27 bit is 0 (voltage detection 2 circuit disabled), set the VW2C0 bit to 0 (disabled). To set the VW2C0 bit to 1 (enabled), refer to **Table 7.4 Procedure for Setting Bits Associated with Voltage Monitor 2** Interrupt.
- 2. When the digital filter is used (the VW2C1 bit is 0), set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on).

When the voltage monitor 2 interrupt is used to exit stop mode, set the VW2C1 bit to 1 (digital filter disabled mode).

- 3. When the VW2C0 bit is 1 (enabled), do not set bits VW2C1 and VW2F0 to VW2F1 at the same time (with one instruction).
- 4. The VW2C2 bit is enabled when the VC27 bit is 1 (voltage detection 2 circuit enabled).
- 5. Set to 0 by a program. This bit is set to 0 by writing 0 by a program, but writing 1 has no effect.
- 6. The VW2C7 bit is enabled when the VCAC2 bit in the VCAC register is 0 (one edge). Set the VCAC2 bit to 0 before setting the VW2C7 bit.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VW2C register. Rewriting the VW2C register may set the VW2C2 bit to 1. Rewrite this register before setting the VW2C2 bit to 0.



#### 7.2.8 Option Function Select Register (OFS)

Address	Address 0FFFFh								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	CSPROINI	LVDAS	VDSEL1	VDSEL0	ROMCP1	ROMCR	—	WDTON	
After Reset	fter Reset								

User Setting Value <sup>(1)</sup>

Bit	Symbol	Bit Name	Function	R/W
b0	WDTON	Watchdog timer start select bit	0: Watchdog timer automatically starts after reset 1: Watchdog timer is stopped after reset	R/W
b1	—	Reserved	Set to 1.	R/W
b2	ROMCR	ROM code protect disable bit	0: ROM code protect disabled 1: ROMCP1 bit enabled	R/W
b3	ROMCP1	ROM code protect bit	0: ROM code protect enabled 1: ROM code protect disabled	R/W
b4	VDSEL0	Voltage detection 0 level	b5 b4	R/W
b5	VDSEL1	select bits <sup>(2)</sup>	0 0: 3.80 V (typ.) selected (Vdet0_3) 0 1: 2.85 V (typ.) selected (Vdet0_2) 1 0: 2.35 V (typ.) selected (Vdet0_1) 1 1: 1.90 V (typ.) selected (Vdet0_0)	R/W
b6	LVDAS	Voltage detection 0 circuit start bit (3)	0: Voltage monitor 0 reset enabled after reset 1: Voltage monitor 0 reset disabled after reset	R/W
b7	CSPROINI	Count source protection mode after reset select bit	0: Count source protect mode enabled after reset 1: Count source protect mode disabled after reset	R/W

Notes:

- 1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not perform any additional writes to the OFS register. Erasing the block including the OFS register sets the OFS register to FFh. The value of the OFS register is FFh at shipment of blank products. After programming, the value is the same as that programmed by the user. At shipment of factory-programmed products, the value of the OFS register is the same as that set in a program by the user.
- 2. The same voltage detection 0 level selected by bits VDSEL0 and VDSEL1 is set in both the voltage monitor 0 reset and power-on reset functions.
- 3. Set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset) to use the power-on reset or voltage monitor 0 reset.

For an example of the OFS register settings, refer to 5.6.1 Option Function Select Area Setting Examples.

#### LVDAS Bit (Voltage detection 0 circuit start bit)

The Vdet0 voltage monitored in the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.



# 7.3 Monitoring VCC Input Voltage

#### 7.3.1 Monitoring Vdet0

Vdet0 cannot be monitored.

#### 7.3.2 Monitoring Vdet1

Make the following settings and wait for td(E-A) (refer to **28. Electrical Characteristics**). After that, the comparison result from voltage monitor 1 can be monitored with the VW1C3 bit in the VW1C register.

- (1) Set bits VD1S0 to VD1S3 in the VD1LS register to select the detection voltage for voltage detection 1.
- (2) Set the VCA26 bit in the VCA2 register to 1 (voltage detection 1 circuit enabled).

#### 7.3.3 Monitoring Vdet2


Make the following settings and wait for td(E-A) (refer to **28. Electrical Characteristics**). After that, the comparison result from voltage monitor 2 can be monitored with the VW2C3 bit in the VW2C register. (1) Set the VCA27 bit in the VCA2 register to 1 (voltage detection 2 circuit enabled).



#### 7.4 Voltage Monitor 0 Reset

To use the voltage monitoring 0 reset, set the LVDAS bit in the OFS register to 0 (voltage monitoring 0 reset enabled after reset).

Figure 7.5 shows an Example of Voltage Monitor 0 Reset Operation.





#### 7.5 Voltage Monitor 1 Interrupt

Table 7.3 lists the Procedure for Setting Bits Associated with Voltage Monitor 1 Interrupt and Figure 7.6 shows an Example of Voltage Monitor 1 Interrupt Operation.

Set the VW1C1 bit in the VW1C register to 1 (digital filter disabled mode) to use the voltage monitor 1 interrupt to exit stop mode.

Table 7.3	Procedure for Setting Bits Associated with Voltage Monitor 1 Inte	errupt
-----------	---	--------


<b>A</b> .					
Step	When Digital Filter is Used	When Digital Filter is Not Used			
1	Set bits VD1S0 to VD1S3 in the VD1LS register to select the detection voltage for voltage detection 1.				
2	Set the VCA26 bit in the VCA2 register to 1 (voltage of	letection 1 circuit enabled).			
3	Wait for td(E-A).				
4	Set the IRQ1SEL bit in the CMPA register to select th	e interrupt type.			
5	Set bits VW1F0 and VW1F1 in the VW1C register to select the sampling clock for the digital filter.	Set the VW1C1 bit in the VW1C register to 1 (digital filter disabled).			
6 (1)	Set the VW1C1 bit in the VW1C register to 0 (digital filter enabled).	_			
7	Set the VCAC1 bit in the VCAC register and the VW10 interrupt request.	C7 bit in the VW1C register to select the timing for an			
8	Set the VW1C2 bit in the VW1C register to 0.				
9	Set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on).	_			
10	Wait for 2 cycles of the sampling clock of the digital filter.	— (No wait time)			
11 (2)	Set the VW1C0 bit in the VW1C register to 1 (voltage	monitor 1 interrupt enabled).			

Notes:

1. When the VW1C0 bit is 0, steps 5 and 6 can be performed at the same time (with one instruction).

2. When this setting is made with the voltage monitor 1 interrupt disabled (the VW1C0 bit is 0, the VCA26 bit is 0), if VCC < Vdet1 (or VCC > Vdet1) is detected, no interrupt is generated until the voltage monitor 1 interrupt in step 11 is enabled. If VCC < Vdet1 (or VCC > Vdet1) is detected between steps 9 and 11, the VW1C2 bit is set to 1. Read the VW1C2 bit after step 11, and perform the processing required for detection if the read value is 1.









#### 7.6 **Voltage Monitor 2 Interrupt**

Table 7.4 lists the Procedure for Setting Bits Associated with Voltage Monitor 2 Interrupt and Figure 7.7 shows an Example of Voltage Monitor 2 Interrupt Operation. When the voltage monitor 2 interrupt is used to exit stop mode, set the VW2C1 bit in the VW2C register to 1 (digital filter disabled mode).

Table 7.4	Procedure for Setting	Bits Associated with	Voltage Monitor 2 Interrupt
	r roocaare for octaing	Bits Associated with	Tonage mornior 2 micri apr


		· · · · · · · · · · · · · · · · · · ·			
Step	When Digital Filter is Used	When Digital Filter is Not Used			
1	Set the VCA23 bit in the VCA2 register to 0 (internal reference voltage).				
2 (1)	Set the VCA27 bit in the VCA2 register to 1 (voltage of	detection 2 circuit enabled).			
3	Wait for td(E-A).				
4	Set the IRQ2SEL bit in the CMPA register to select th	e interrupt type.			
5	Set bits VW2F0 and VW2F1 in the VW2C register to select the sampling clock for the digital filter.	Set the VW2C1 bit in the VW2C register to 1 (digital filter disabled).			
6 (2)	Set the VW2C1 bit in the VW2C register to 0 (digital filter enabled).	_			
7	Set the VCAC2 bit in the VCAC register and the VW20 interrupt request.	C7 bit in the VW2C register to select the timing for an			
8	Set the VW2C bit in the VW2C2 register to 0.				
9	Set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on).	_			
10	Wait for 2 cycles of the sampling clock of the digital filter.	— (No wait time)			
11 <sup>(3)</sup>	Set the VW2C0 bit in the VW2C register to 1 (voltage	monitor 2 interrupt enabled).			
Notes:					

1. When the VW2C0 bit is 0, steps 1 and 2 can be executed at the same time (with one instruction).

2. When the VW2C0 bit is 0, steps 5 and 6 can be performed at the same time (with one instruction).

3. When this setting is made with the voltage monitor 2 interrupt disabled (the VW2C0 bit is 0, the VCA27 bit is 0), if VCC < Vdet2 (or VCC > Vdet2) is detected, no interrupt is generated until the voltage monitor 2 interrupt in step 11 is enabled. If VCC < Vdet2 (or VCC > Vdet2) is detected between steps 9 and 11, the VW2C2 bit is set to 1. Read the VW2C2 bit after step 11, and perform the processing required for detection if the read value is 1.







# 8. Watchdog Timer

The watchdog timer is a function for detecting software malfunctions. Using this function is recommended, since it can improve system reliability.

#### 8.1 Overview

The watchdog timer has a 14-bit down counter and count source protection mode can be enabled or disabled. Table 8.1 lists the Watchdog Timer Specifications.

For details on the watchdog timer reset, refer to 6.3.5 Watchdog Timer Reset.

Figure 8.1 shows the Watchdog Timer Block Diagram.


Count Source Protection Mode Disabled	Count Source Protection Mode Enabled
CPU clock or low-speed on-chip oscillator clock for the watchdog timer (1/16)	Low-speed on-chip oscillator clock for the watchdog timer
Decrement	
Either of the following can be selected: • The count is automatically started after a res • The count is started by writing to the WDTS	
<ul> <li>When the count source is the CPU clock divided by 2, 16, or 128, if the MCU enters wait mode or stop mode, the count is stopped.</li> <li>When the count source is the watchdog timer low-speed on-chip oscillator clock divided by 16, even if the MCU enters wait mode or stop mode, the count is not stopped.</li> </ul>	None
<ul> <li>Reset</li> <li>00h and then FFh are written to the WDTR r (when an acceptance period is set.)</li> <li>Underflow</li> </ul>	register during the acceptance period <sup>(1)</sup>
Watchdog timer interrupt or watchdog timer reset	Watchdog timer reset
<ul> <li>Prescaler division ratio Selected by bits WDTC6 and WDTC7 in the</li> <li>Count source protection mode <ul> <li>Whether count source protection mode is selected by the CSPROINI bit in the OFS</li> <li>If count source protection mode is disable enabled or disabled is selected by the CS</li> </ul> </li> <li>Start or stop of the watchdog timer after a re Selected by the WDTON bit in the OFS reg</li> <li>Initial value of the watchdog timer Selected by bits WDTUFS0 and WDTUFS1</li> <li>Refresh acceptance period for the watchdog Selected by bits WDTRCS0 and WDTRCS7</li> </ul>	enabled or disabled after a reset can be register (flash memory). d, whether count source protection mode is PRO bit in the CSPR register (program). eset ister (flash memory). in the OFS2 register.
	<ul> <li>CPU clock or low-speed on-chip oscillator clock for the watchdog timer (1/16)</li> <li>Decrement</li> <li>Either of the following can be selected: <ul> <li>The count is automatically started after a rest.</li> <li>The count is started by writing to the WDTS</li> </ul> </li> <li>When the count source is the CPU clock divided by 2, 16, or 128, if the MCU enters wait mode or stop mode, the count is stopped.</li> <li>When the count source is the watchdog timer low-speed on-chip oscillator clock divided by 16, even if the MCU enters wait mode or stop mode, the count is not stopped.</li> <li>Reset</li> <li>O0h and then FFh are written to the WDTR is (when an acceptance period is set.)</li> <li>Underflow</li> </ul> <li>Watchdog timer interrupt or watchdog timer reset</li> <li>Prescaler division ratio Selected by bits WDTC6 and WDTC7 in the Count source protection mode is selected by the CSPROINI bit in the OFS - If count source protection mode is disable enabled or disabled is selected by the CSPROINI bit in the OFS reg.</li> <li>Initial value of the watchdog timer Selected by bits WDTUFS0 and WDTUFS1</li> <li>Refresh acceptance period for the watchdog</li>

 Table 8.1
 Watchdog Timer Specifications

Note:

1. Only write to the WDTR register during the refresh period when the watchdog timer is counting.







#### 8.2 Registers

Table 8.2 lists the Watchdog Timer Register Configuration.

#### Table 8.2 Watchdog Timer Register Configuration

Register Name	Symbol	After Reset	Address	Access Size
Reset Interrupt Select Register	RISR	1000000b or 0000000b <sup>(1)</sup>	00020h	8
Watchdog Timer Reset Register	WDTR	FFh	00021h	8
Watchdog Timer Start Register	WDTS	FFh	00022h	8
Watchdog Timer Control Register	WDTC	01111111b	00023h	8
Count Source Protection Mode Register	CSPR	1000000b or 0000000b <sup>(1)</sup>	00024h	8
Option Function Select Register 2	OFS2	(Note 2)	0FFDBh	8
Option Function Select Register	OFS	(Note 3)	0FFFFh	8

Notes:

1. The value after reset differs depending on the CSPROINI bit in the OFS register.

2. The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.


Do not perform any additional writes to the OFS2 register. Erasing the block including the OFS2 register sets the OFS2 register to FFh.

3. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not perform any additional writes to the OFS register. Erasing the block including the OFS register sets the OFS register to FFh.



#### 8.2.1 Reset Interrupt Select Register (RISR)



Bit	Symbol	Bit Name	Function	R/W
b0	—	Nothing is assigned. The write val	ue must be 0. The read value is 0.	—
b1	—			
b2	—			
b3	—			
b4	—			
b5	—			
b6	UFIF	WDT underflow detection flag	0: No watchdog timer underflow 1: Watchdog timer underflow <sup>(1)</sup>	R/W
b7	RIS	WDT interrupt/reset switch bit	0: Watchdog timer interrupt 1: Watchdog timer reset <sup>(2)</sup>	R/W

Notes:

1. After reading this bit as 1, wait for at least one cycle of the count source before writing 0 to it.

2. The RIS bit is set to 1 by writing 1 by a program, but writing 0 to this bit has no effect.

When the CSPRO bit in the CSPR register is 1 (count source protection mode enabled), the RIS bit is automatically set to 1.


Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting the RISR register.

#### UFIF Bit (WDT underflow detection flag)

[Condition for setting to 0]

- When 0 is written to this bit.
- [Conditions for setting to 1]
- When the watchdog timer underflows while the RIS bit is 0 (watchdog timer interrupt).
- When a refresh is executed during a period other than the acceptance period (illegal refresh) while the RIS bit is 0 (watchdog timer interrupt).

#### 8.2.2 Watchdog Timer Reset Register (WDTR)



Note:

1. Only write to the WDTR register while the watchdog timer is counting.



# 8.2.3 Watchdog Timer Start Register (WDTS)

Addres	s 00022h									
В	it b7	b6	b5	b4	b3	b2	b1	b0		
Symbo	- Ic	—			—	—		—		
After Rese	et 1	1	1	1	1	1	1	1		
Bit	Function							R/W		
b7 to b0	The watcl	The watchdog timer is started by executing a write instruction to this register.								W

# 8.2.4 Watchdog Timer Control Register (WDTC)

Address	00023h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	WDTC7	WDTC6	WDTC5	WDTC4	WDTC3	WDTC2	WDTC1	WDTC0
After Reset	0	1	1	1	1	1	1	1


Bit	Symbol	Bit Name	Function	R/W
b0	WDTC0	Watchdog timer monitor bits	The watchdog timer bits listed in Table 8.3 can be read, depending on the set value of bits WDTUFS1 to WDTUFS0 in the OFS2 register.	R
b1	WDTC1			
b2	WDTC2			
b3	WDTC3			
b4	WDTC4			
b5	WDTC5			
b6	WDTC6	Watchdog timer count source select bits	<sup>b7 b6</sup> 0 0: CPU clock divided by 2	R/W
b7	WDTC7		<ul> <li>0 1: CPU clock divided by 2</li> <li>0 1: CPU clock divided by 16</li> <li>1 0: CPU clock divided by 128</li> <li>1 1: Watchdog timer low-speed on-chip oscillator clock divided by 16</li> </ul>	R/W

#### Table 8.3 Watchdog Timer Bits Indicated by Bits WDTC5 to WDTC0

OFS2 Register	WDTC Register	
Set value of bits WDTUFS1 to WDTUFS0	Corresponding watchdog timer bits indicated by WDTC5 to WDTC0	
00b (03FFh)	Content of watchdog timer b5 to b0	
01b (0FFFh)	Content of watchdog timer b7 to b2	
10b (1FFFh)	Content of watchdog timer b8 to b3	
11b (3FFFh)	Content of watchdog timer b9 to b4	



#### 8.2.5 Count Source Protection Mode Register (CSPR)




Bit	Symbol	Bit Name	Function	R/W
b0	—	Reserved	Set to 0.	R/W
b1	—			
b2	—			
b3	—			
b4	—			
b5	—			
b6	—			
b7	CSPRO	Count source protection mode select bit <sup>(1)</sup>	0: Count source protection mode disabled 1: Count source protection mode enabled	R/W

Note:

1. To set the CSPRO bit to 1, first write 0 and then write 1. This bit cannot be set to 0 by a program. Interrupts and DTC activation must be disabled between writing 0 and writing 1.



#### 8.2.6 Option Function Select Register 2 (OFS2)



Bit	Symbol	Bit Name	Function	R/W
b0 b1	WDTUFS0 WDTUFS1	Watchdog timer underflow period set bits	<sup>b1 b0</sup> 0 0: 03FFh 0 1: 0FFFh 1 0: 1FFFh 1 1: 3FFFh	R/W R/W
b2 b3	WDTRCS0 WDTRCS1	5	b3 b2 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100%	R/W R/W
b4	—	Reserved	Set to 1.	R/W
b5	—			
b6	—			
b7	—			

Note:

The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a
program. Do not perform any additional writes to the OFS2 register. Erasing the block including the OFS2
register sets the OFS2 register to FFh. The value of the OFS2 register is FFh at shipment of blank products. After
programming, the value is the same as that programmed by the user. At shipment of factory-programmed
products, the value of the OFS2 register is the same as that set in a program by the user.

For an example of the OFS2 register settings, refer to **5.6.1 Option Function Select Area Setting Examples**.

#### Bits WDTRCS0 and WDTRCS1 (Watchdog timer refresh acceptance period set bits)

These bits are used to select the refresh acceptance period as a percentage. Note that the period from the start of counting to underflow is 100%.

For details, refer to 8.3.1.1 Refresh Acceptance Period.



### 8.2.7 Option Function Select Register (OFS)

Address	Address 0FFFFh									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol	CSPROINI	LVDAS	VDSEL1	VDSEL0	ROMCP1	ROMCR	_	WDTON		
After Reset	User Setting Value <sup>(1)</sup>									

User Setting Value (1)

Bit	Symbol	Bit Name	Function	R/W
b0	WDTON	Watchdog timer start select bit	0: Watchdog timer automatically starts after reset 1: Watchdog timer is stopped after reset	R/W
b1	—	Reserved	Set to 1.	R/W
b2	ROMCR	ROM code protect disable bit	0: ROM code protect disabled 1: ROMCP1 bit enabled	R/W
b3	ROMCP1	ROM code protect bit	0: ROM code protect enabled 1: ROM code protect disabled	R/W
b4	VDSEL0	Voltage detection 0 level	$b5 \ b4$	R/W
b5	VDSEL1	select bits <sup>(2)</sup>	0 0: 3.80 V (typ.) selected (Vdet0_3) 0 1: 2.85 V (typ.) selected (Vdet0_2) 1 0: 2.35 V (typ.) selected (Vdet0_1) 1 1: 1.90 V (typ.) selected (Vdet0_0)	R/W
b6	LVDAS	Voltage detection 0 circuit start bit (3)	0: Voltage monitor 0 reset enabled after reset 1: Voltage monitor 0 reset disabled after reset	R/W
b7	CSPROINI	Count source protection mode after reset select bit	0: Count source protect mode enabled after reset 1: Count source protect mode disabled after reset	R/W

Notes:

- 1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not perform any additional writes to the OFS register. Erasing the block including the OFS register sets the OFS register to FFh. The value of the OFS register is FFh at shipment of blank products. After programming, the value is the same as that programmed by the user. At shipment of factory-programmed products, the value of the OFS register is the same as that set in a program by the user.
- 2. The same voltage detection 0 level selected by bits VDSEL0 and VDSEL1 is set in both the voltage monitor 0 reset and power-on reset functions.
- 3. Set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset) to use the power-on reset or voltage monitor 0 reset.

For an example of the OFS register settings, refer to 5.6.1 Option Function Select Area Setting Examples.

#### LVDAS Bit (Voltage detection 0 circuit start bit)

The Vdet0 voltage monitored in the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.



### 8.3 Operation


#### 8.3.1 Items Common to Multiple Modes

#### 8.3.1.1 Refresh Acceptance Period

The period for accepting a refresh operation to the watchdog timer (a write to the WDTR register) can be selected by bits WDTRCS0 and WDTRCS1 in the OFS2 register. Figure 8.2 shows the Watchdog Timer Refresh Acceptance Period.

When the period from the start of counting to underflow is 100%, a refresh operation executed during the acceptance period is accepted as shown below. A refresh operation executed during a period other than the acceptance period is processed as an illegal write, generating a watchdog timer interrupt or watchdog timer reset (selected by the RIS bit in the RISR register).

Do not perform a refresh operation when the watchdog timer is stopped.





#### 8.3.2 When Count Source Protection Mode is Disabled

When count source protection mode is disabled, the count source for the watchdog timer is the CPU clock or the low-speed on-chip oscillator clock for the watchdog timer.

Table 8.4 lists the Watchdog Timer Specifications when Count Source Protection Mode is Disabled.

#### Table 8.4 Watchdog Timer Specifications when Count Source Protection Mode is Disabled

Item	Specification
Count source	CPU clock or low-speed on-chip oscillator clock for the watchdog timer (1/16)
Count operation	Decrement
Period	Prescaler division ratio (n) × Count value of the watchdog timer (m) <sup>(1)</sup>
	Count source
	n: 2, 16, or 128 (selected by bits WDTC6 and WDTC7 in the WDTC register)
	However, when bits WDTC7 and WDTC6 are 11b (the count source is the low-speed on-
	chip oscillator for the watchdog timer), n is 16.
	m: Value set by bits WDTUFS0 and WDTUFS1 in the OFS2 register
	Ex.: When the prescaler divides a CPU clock of 20 MHz by 16, and bits WDTUFS1 and WDTUFS0 are 11b (3FFFh), the period is approx. 13.1 ms.
Watchdog timer	• Reset
initialization conditions	<ul> <li>00h and then FFh are written to the WDTR register <sup>(2)</sup></li> </ul>
	• Underflow
Count start conditions	The operation of the watchdog timer after a reset is selected by the WDTON bit <sup>(3)</sup> in the
	OFS register (address 0FFFFh).
	<ul> <li>When the WDTON bit is 1 (watchdog timer is stopped after reset)</li> </ul>
	The watchdog timer and the prescaler are stopped after a reset, and only start counting when the WDTS register is written.
	When the WDTON bit is 0 (watchdog timer automatically starts after reset)
	The watchdog timer and the prescaler automatically start counting after a reset.
Count stop conditions	<ul> <li>When the count source is obtained by dividing the CPU clock by 2, 16, or 128, if the MCU enters wait mode or stop mode, count stops.</li> </ul>
	• When the count source is obtained by dividing the watchdog timer low-speed on-chip
	oscillator clock by 16, even if the MCU enters wait mode or stop mode, count does not
	stop.
Operation at underflow	When the RIS bit in the RISR register is 0
	Watchdog timer interrupt
	When the RIS bit in the RISR register is 1
	Watchdog timer reset (refer to 6.3.5 Watchdog Timer Reset.)
Notes:	

Notes:

1. The watchdog timer is initialized by writing 00h and then FFh to the WDTR register. The prescaler is initialized after a reset. This results in discrepancies in the watchdog timer period due to the prescaler.

2. Only write to the WDTR register while the watchdog timer is counting.

3. The WDTON bit cannot be changed by a program. To set this bit, write 0 to bit 0 at address 0FFFFh with a flash programmer.



#### 8.3.3 When Count Source Protection Mode is Enabled

When count source protection mode is enabled, the count source for the watchdog timer is the low-speed onchip oscillator clock for the watchdog timer. If the CPU clock is stopped when a program runs out of control, a clock will still be supplied to the watchdog timer.

Table 8.5 lists the Watchdog Timer Specifications when Count Source Protection Mode is Enabled.

 Table 8.5
 Watchdog Timer Specifications when Count Source Protection Mode is Enabled

Item	Specification
Count source	Low-speed on-chip oscillator clock for the watchdog timer
Count operation	Decrement
Period	Count value of the watchdog timer (m)
	Low-speed on-chip oscillator clock for the watchdog timer
	<ul> <li>m: Value set by bits WDTUFS0 and WDTUFS1 in the OFS2 register</li> <li>Ex.: When the low-speed on-chip oscillator clock for the watchdog timer is 125 kHz and bits</li> <li>WDTUFS1 and WDTUFS0 are 00b (03FFh), the period is approx. 8.2 ms.</li> </ul>
Watchdog timer	• Reset
initialization conditions	<ul> <li>00h and then FFh are written to the WDTR register <sup>(1)</sup></li> <li>Underflow</li> </ul>
Count start conditions	The operation of the watchdog timer after a reset is selected by the WDTON bit <sup>(2)</sup> in the OFS register (address 0FFFFh).
	<ul> <li>When the WDTON bit is 1 (watchdog timer is stopped after reset)</li> </ul>
	The watchdog timer and the prescaler are stopped after a reset, and only start counting when the WDTS register is written.
	<ul> <li>When the WDTON bit is 0 (watchdog timer automatically starts after reset) The watchdog timer and the prescaler automatically start counting after a reset.</li> </ul>
Count stop condition	None (Once count has started, it will not stop even in wait mode or stop mode.)
Operation at underflow	Watchdog timer reset (refer to 6.3.5 Watchdog Timer Reset.)
Registers, bits	When the CSPRO bit in the CSPR register is set to 1 (count source protection mode
	enabled) <sup>(3)</sup> , the following are automatically set:
	<ul> <li>The low-speed on-chip oscillator for the watchdog timer oscillates.</li> </ul>
	<ul> <li>The RIS bit in the RISR register is set to 1 (watchdog timer reset).</li> </ul>

Notes:

1. Only write to the WDTR register while the watchdog timer is counting.

2. The WDTON bit cannot be changed by a program. To set this bit, write 0 to bit 0 at address 0FFFFh with a flash programmer.

3. The CSPRO bit is set to 1 even if 0 is written to the CSPROINI bit in the OFS register. The CSPROINI bit cannot be changed by a program. To set this bit, write 0 to bit 7 at address 0FFFFh with a flash programmer.



# 9. Clock Generation Circuit

#### 9.1 Overview

- The following five circuits are included in the clock generation circuit:
- XIN clock oscillation circuit
- XCIN clock oscillation circuit
- Low-speed on-chip oscillator
- High-speed on-chip oscillator
- Low-speed on-chip oscillator for the watchdog timer

Table 9.1 lists the Clock Generation Circuit Specifications, Figure 9.1 shows the Clock Generation Circuit Block Diagram. Figure 9.2 shows the Supply of Peripheral Function Clocks, and Table 9.2 lists the Clock Generation Circuit Pin Configuration.

Table 9.1	<b>Clock Generation Circuit Specifications</b>
-----------	--

	XIN Clock Oscillation	XCIN Clock Oscillation	Oscill	ators	Low-Speed On-Chip	
ltem	Circuit	Circuit	High-Speed On-Chip Oscillator	Low-Speed On-Chip Oscillator	Oscillator for Watchdog Timer	
Applications	<ul> <li>CPU clock source</li> <li>Peripheral function clock source</li> </ul>	<ul> <li>CPU clock source</li> <li>Peripheral function clock source</li> </ul>	<ul> <li>CPU clock source</li> <li>Peripheral function clock source</li> <li>CPU and peripheral function clock sources when the XIN clock oscillation stops.</li> </ul>		Watchdog timer clock source	
Clock frequency	0 to 20 MHz	32.768 kHz	Approx.40 MHz (4)	Approx.125 kHz	Approx. 125 kHz	
Connectable oscillator	oscillator		_		—	
Oscillator connect pins	XIN, XOUT <sup>(1)</sup>	XCIN, XCOUT (2)	(1)		—	
Oscillation start and stop	Usable	Usable	Usable		Usable	
State after reset Stopped		Stopped	Stopped		Stopped <sup>(5)</sup> Oscillates <sup>(6)</sup>	
Others	• An externally generated clock can be input. <sup>(3)</sup>	<ul> <li>An externally generated clock can be input.</li> <li>A feedback resistor Rf is included (connected or not connected can be selected).</li> </ul>	_		_	

Notes:


1. When the on-chip oscillator clock is used as the CPU clock without using the XIN clock oscillation circuit, these pins can be used as P4\_6 and P4\_7.

2. When the XIN clock oscillation circuit or the on-chip oscillator clock is used as the CPU clock without using the XCIN clock oscillation circuit, these pins can be used as P4\_3 and P4\_4.

3. When inputting an external clock, set the CM05 bit in the CM0 register to 0 (oscillates), the CM07 bit in the CM0 register to 1 (XIN clock is supplied by external clock input to XOUT pin), and the CM13 bit in the CM1 register to 1 (XIN-XOUT pin).

- 4. When the high-speed on-chip oscillator is used as the CPU clock source, the frequency will be a maximum of 20 MHz by setting the divider.
- 5. This applies when the CSPROINI bit in the OFS register is 1 (count source protection mode disabled after reset).
- 6. This applies when the CSPROINI bit is 0 (count source protection mode enabled after reset).







**Clock Generation Circuit Block Diagram** 






Figure 9.2 Supply of Peripheral Function Clocks

Table 9.2	<b>Clock Generation Circuit Pin Configuration</b>
-----------	---

Pin Name	I/O	Function
XIN	Input	XIN clock oscillation circuit input
XOUT	Input/Output	XIN clock oscillation circuit input/external clock input
XCIN	Input	XCIN clock oscillation circuit input/external clock input
XCOUT	Input/Output	XCIN clock oscillation circuit output



#### 9.2 Registers

Table 9.3 lists the Clock Generation Circuit Register Configuration.

#### Table 9.3 Clock Generation Circuit Register Configuration

Register Name	Symbol	After Reset	Address	Access Size
System Clock Control Register 0	CM0	00101000b	00008h	8
System Clock Control Register 1	CM1	0010000b	00009h	8
Oscillation Stop Detection Register	OCD	00h	0000Ah	8
System Clock Control Register 3	CM3	00h	0000Bh	8
System Clock Control Register 4	CM4	0000001b	0000Ch	8
Clock Prescaler Reset Flag	CPSRF	00h	00010h	8
High-Speed On-Chip Oscillator Control Register 0	FRA0	00h	00012h	8
High-Speed On-Chip Oscillator Control Register 2	FRA2	00h	00014h	8
Voltage Detection Register 2	VCA2	00000000b or 00100000b <sup>(1)</sup>	00034h	8
I/O Function Pin Select Register	PINSR	00h	002B9h	8

Note:

1. The value after reset differs depending on the LVDAS bit in the OFS register.



#### 9.2.1 System Clock Control Register 0 (CM0)

Address	Address 00008h								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	CM07	CM06	CM05	CM04	CM03	CM02		—	
After Reset	0	0	1	0	1	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	—	Reserved	Set to 0.	R/W
b1	—			R/W
b2	CM02	Peripheral function clock stop bit in wait mode	<ul><li>0: Peripheral function clock does not stop in wait mode</li><li>1: Peripheral function clock stops in wait mode</li></ul>	R/W
b3	CM03	XCIN clock stop bit	0: Oscillates 1: Stops	R/W
b4	CM04	XCIN buffer external input set bit <sup>(1)</sup>	0: External clock input from XCIN 1: Xtal used	R/W
b5	CM05	XIN clock (XIN-XOUT) stop bit <sup>(2, 3)</sup>	0: Oscillates 1: Stops <sup>(4)</sup>	R/W
b6	CM06	CPU clock division ratio select bit 0 <sup>(5)</sup>	0: Bits CM16 and CM17 in CM1 register enabled 1: Divide-by-8 mode	R/W
b7	CM07	XIN clock supply set bit <sup>(6)</sup>	<ul><li>0: XIN clock is supplied by oscillator (external ceramic resonator, etc.)</li><li>1: XIN clock is supplied by external clock input to XOUT pin</li></ul>	R/W

Notes:

- 1. The CM04 bit can be set to 1 by a program, but cannot be set to 0.
- 2. The CM05 bit is used to stop the XIN clock. This bit cannot be used to detect whether the XIN clock has stopped. To stop the XIN clock, make the following settings:
  - (1) Set bits OCD1 and OCD0 in the OCD register to 00b (oscillation stop detection function disabled).
  - (2) Set bits CM42 to CM40 in the CM4 register to 001b (fLOCO clock) or 101b (fHOCO-F clock).
- 3. P4\_6 and P4\_7 can be used as I/O ports only when the CM05 bit is 1 (XIN clock stops) and the CM13 bit in the CM1 register is 0 (P4\_6 and P4\_7).
- 4. When an external clock is input, the clock input itself is not accepted.
- 5. When the MCU enters stop mode, the CM06 bit is set to 1 (divide-by-8 mode).
- 6. When the MCU exits stop mode or wait mode, do not set the CM05 bit again if switching to the XIN clock.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM0 register.



## 9.2.2 System Clock Control Register 1 (CM1)

Address	Address 00009h										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	CM17	CM16	—	CM14	CM13	CM12	CM11	CM10			
After Reset	0	0	1	0	0	0	0	0			

Bit	Symbol	Bit Name	Function	R/W
b0	CM10	All clock stop control bit (1, 2)	0: Clocks oscillate 1: All clocks stop (stop mode)	R/W
b1	CM11	XIN-XOUT on-chip feedback resistor select bit	0: On-chip feedback resistor enabled 1: On-chip feedback resistor disabled	R/W
b2	CM12	XCIN-XCOUT on-chip feedback resistor select bit		R/W
b3	CM13	Port/XIN-XOUT switch bit <sup>(3)</sup>	0: I/O ports P4_6 and P4_7 1: XIN-XOUT pin	R/W
b4	CM14	Low-speed on-chip oscillator oscillation stop bit <sup>(4, 5)</sup>	0: Low-speed on-chip oscillator on 1: Low-speed on-chip oscillator off	R/W
b5	—	Reserved	Set to 1.	R/W
b6	CM16	CPU clock division select bits 1 <sup>(6)</sup>	b7 b6	R/W
b7	CM17		<ul> <li>0 0: Divide-by-1 mode</li> <li>0 1: Divide-by-2 mode</li> <li>1 0: Divide-by-4 mode</li> <li>1 1: Divide-by-16 mode</li> </ul>	R/W

Notes:

1. If the CM10 bit is 1 (stop mode), the on-chip feedback register is disabled. If the CM10 bit is 1 (stop mode), when the CM13 bit is 1 (XIN-XOUT pin), the XOUT (P4\_7) pin is set to high. When the CM13 bit is 1, P4\_6 and P4\_7 are set to input state.

2. When the SVC0 bit in the SVDC register is 1 (transition to low-power-consumption mode enabled), do not set the CM10 bit to 1 (stop mode).

- 3. Once the CM13 bit is set to 1 by a program, it cannot be set to 0. Set the CM13 bit to 1 to use P4\_6 and P4\_7 as the XCIN-XCOUT pin (the XCSEL bit in the PINSR register is 0 and the CM01 bit in the CM10 register is 1) or to use as the XIN-XOUT pin.
- 4. The CM14 bit can be set to 1 (low-speed on-chip oscillator off) when bits CM42 to CM40 in the CM4 register are 000b (XIN clock). When bits CM42 to CM40 are set to 001b (fLOCO clock), the CM14 bit is set to 0 (low-speed on-chip oscillator on). Writing 1 to this bit has no effect.
- 5. To use a voltage monitor 1 interrupt or a voltage monitor 2 interrupt (when the digital filter is used), set the CM14 bit to 0 (low-speed on-chip oscillator on).
- 6. When the CM06 bit in the CM0 register is 0 (bits CM16 and CM17 enabled), bits CM16 and CM17 are enabled.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM1 register.



#### 9.2.3 Oscillation Stop Detection Register (OCD)

Address	Address 0000Ah										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol		—	_		OCD3	OCD2	OCD1	OCD0			
After Reset	0	0	0	0	0	0	0	0			

Bit	Symbol	Bit Name	Function	R/W
b0	OCD0	Oscillation stop detection enable bit <sup>(1)</sup>	<ul> <li>0: Oscillation stop detection function disabled <sup>(2)</sup></li> <li>1: Oscillation stop detection function enabled</li> </ul>	R/W
b1	OCD1	Oscillation stop detection interrupt enable bit	0: Disabled <sup>(2)</sup> 1: Enabled	R/W
b2	OCD2	Oscillation stop detection flag <sup>(3)</sup>	0: Oscillating 1: Oscillation stop is detected	R
b3	OCD3	Oscillation stop monitor bit <sup>(4)</sup>	0: Oscillation frequency > Approx. 2 MHz 1: Oscillation frequency $\leq$ Approx. 2 MHz	R/W
b4	_	Reserved	Set to 0.	R/W
b5	_	]		
b6		]		
b7	_			

Notes:

1. Refer to Figure 9.5 Procedure for Switching from Low-Speed On-Chip Oscillator to XIN Clock for the switching procedure when the XIN clock reoscillates after the oscillation stop is detected.

2. Set bits OCD1 and OCD0 to 00b before entering stop mode, high-speed on-chip oscillator mode, or low-speed on-chip oscillator mode (XIN clock stops).

3. The OCD2 bit is set to 1 if oscillation stop is detected when the OCD0 bit is 1 (oscillation stop detection function enabled) and the OCD1 bit is 1 (oscillation stop interrupt enabled).

The OCD2 bit is cleared by setting the OCD1 bit to 0 (oscillation stop interrupt disabled).

4. The OCD3 bit is enabled when the OCD0 bit is 1 (oscillation stop detection function enabled). Determine the state of the selected clock by reading the OCD3 bit several times.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the OCD register.



#### 9.2.4 System Clock Control Register 3 (CM3)

Address	Address 0000Bh										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	CM37	CM36	CM35			_		CM30			
After Reset	0	0	0	0	0	0	0	0			

Bit	Symbol	Bit Name	Function	R/W
b0	CM30	Wait control bit <sup>(1)</sup>	0: Not in wait mode 1: MCU enters wait mode	R/W
b1	_	Nothing is assigned. The write value mu		_
b2	—	1		
b3	—	]		
b4	—			
b5	CM35	CPU clock division ratio select bit when exiting wait mode <sup>(2)</sup>	<ul><li>0: Settings of CM06 bit in CM0 register and bits CM16 and CM17 in CM1 register enabled</li><li>1: No division</li></ul>	R/W
b6	CM36	System clock select bits when exiting	b7 b6	R/W
b7	CM37	wait mode or stop mode <sup>(3)</sup>	<ul> <li>0 0: MCU exits using the CPU clock used immediately before entering wait mode or stop mode</li> <li>0 1: Do not set.</li> <li>1 0: High-speed on-chip oscillator clock selected <sup>(4)</sup></li> <li>1 1: XIN clock selected <sup>(5)</sup></li> </ul>	R/W

Notes:

- 1. When the MCU exits wait mode by a peripheral function interrupt, the CM30 bit is set to 0 (not in wait mode).
- 2. Set the CM35 bit to 0 in stop mode. When the MCU enters wait mode, if the CM35 bit is 1 (no division), the CM06 bit in the CM0 register is set to 0 (bits CM16 and CM17 in CM1 register enabled) and bits CM17 and CM16 are set to 00b (divide-by-1 mode).
- 3. To enter wait mode or stop mode while the FMR27 bit in the FMR2 register is 1 (flash memory low-current-consumption read mode enabled), set bits CM37 and CM36 to 00b (MCU exits using the CPU clock used immediately before entering wait mode or stop mode) and set the CM35 bit to 0 (settings of CM06 bit in CM0 register and bits CM16b and CM17 in CM1 register enabled). During low-current-consumption read mode, do not set the FMSTP bit in the FMR0 register to 1 (flash memory stops).
- 4. When bits CM37 and CM36 are set to 10b (high-speed on-chip oscillator clock selected), the following will be set when the MCU exits wait mode or stop mode.
  - Bits CM42 to CM40 in CM4 register = 001b (fLOCO clock)
  - FRA00 bit in FRA0 register (high-speed on-chip oscillator on)
  - Bits CM42 to CM40 in CM4 register = 101b (fHOCO-F clock)
- 5. When bits CM37 and CM36 are set to 11b (XIN clock selected), the following will be set when the MCU exits wait mode or stop mode.
  - CM05 bit in CM0 register = 1 (XIN clock oscillates)
  - CM13 bit in CM1 register = 1 (XIN-XOUT pin)

• Bits CM42 to CM40 in CM4 register = 000b (XIN clock selected)

When entering wait mode while the CM05 bit in the CM0 register is 1 (XIN clock stops), if the XIN clock is selected as the CPU clock used to exit wait mode, set the CM06 bit to 1 (divide-by-8 mode) and the CM35 bit to 0.

However, if an externally generated clock is used as the XIN clock, do not set bits CM37 and CM36 to 11b (XIN clock selected).

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM3 register.



#### CM30 Bit (Wait control bit)

Address 0000Ch

When the CM30 bit is set to 1 (MCU enters wait mode), the CPU clock stops (wait mode). Since the XIN, XCIN, low-speed on-chip oscillator, high-speed on-chip oscillator, and watchdog timer low-speed on-chip oscillator clocks do not stop, the peripheral functions that use these clocks continue operating. When setting the CM30 bit to 1, set the I flag to 0 (maskable interrupt disabled).

A reset or a peripheral function interrupt is used to exit wait mode. When a peripheral function interrupt is used to exit wait mode, the MCU resumes executing the instruction immediately after the instruction to set the CM30 bit to 1.


However, when using the WAIT mode to enter wait mode, set the I flag to 1 (maskable interrupt enabled). With this setting, interrupt handling is performed by the CPU when the MCU exits wait mode.

### 9.2.5 System Clock Control Register 4 (CM4)

Ade	dress	00000	h								
	Bit	b7	b	6	b5	b4	b3	b2	b1	b0	
Sy	mbol		-	_	—	—	—	CM42	CM41	CM40	
After F	Reset	0	(	)	0	0	0	0	0	1	
Bit b0 b1 b2	CN CN	nbol /40 /41 /42	Bit Name     Function       CPU clock select bits     b2 b1 b0 0 0 0: XIN clock 0 1 1: fLOCO clock 0 1 0: XCIN clock 0 1 0: XCIN clock 0 1 1: Do not set. 1 0 0: Do not set. 1 0 1: fHOCO-F clock Other than the above: Do not set.						 R/W R/W R/W		
b3	-	_	Reserve	d			Set to 0.				R/W
b4	-	_									
b5	-	_									
b6	-	_									
b7	-	_									

Set the PRC0 bit in the PRCR register to 1 (write enabled) before setting the CM4 register.

## 9.2.6 Clock Prescaler Reset Flag (CPSRF)



Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CPSR register.



## 9.2.7 High-Speed On-Chip Oscillator Control Register 0 (FRA0)

Address	Address 00012h										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol			_	—	FRA03		FRA01	FRA00			
After Reset	0	0	0	0	0	0	0	0			

Bit	Symbol	Bit Name	Function	R/W
b0	FRA00	High-speed on-chip oscillator enable bit	0: High-speed on-chip oscillator off 1: HIgh-speed on-chip oscillator on	R/W
b1	FRA01	fOCO clock source select bit <sup>(1)</sup>	0: Low-speed on-chip oscillator selected <sup>(2)</sup> 1: High-speed on-chip oscillator selected	R/W
b2	—	Reserved	Set to 0.	R/W
b3	FRA03	fOCO128 clock select bit	0: fLOCO divided by 128 selected 1: fHOCO-F divided by 128 selected	R/W
b4	—	Nothing is assigned. The write value n	nust be 0. The read value is 0.	_
b5	—			
b6	—			
b7				

Notes:

- 1. Set the FRA01 bit under the following conditions:
  - FRA00 bit = 1 (high-speed on-chip oscillator on)
  - CM14 bit in the CM1 register = 0 (low-speed on-chip oscillator on)
  - Bits FRA22 to FRA20 in the FRA2 register: All division modes can be set when VCC = 2.7 to 5.5 V: 000b to 111b Division ratio of 8 or more when VCC = 1.8 to 5.5 V: 110b (divide-by-8 mode), 111b (divide-by-9 mode)
- 2. When writing 0 (low-speed on-chip oscillator selected) to the FRA01 bit, do not write 0 (high-speed on-chip oscillator off) to the FRA00 bit at the same time. After the FRA01 bit is set to 0, set the FRA00 bit to 0.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the FRA0 register.



# 9.2.8 High-Speed On-Chip Oscillator Control Register 2 (FRA2)

Add	dress 00014	h							
	Bit b7	b6	b5	b4	b3	b2	b1	b0	
Sy	mbol —	·	FRA25	FRA24	—	FRA22	FRA21	FRA20	
After F	Reset 0	0	0	0	0	0	0	0	
Bit	Symbol		Bit Name				Functio	n	R/W
b0	FRA20	High-speed		llator divisio	n b2 b1				R/W
b1	FRA21	ratio select b			0 0	0: Divide-by			R/W
b2	FRA22	-			0 1 0 1	1: Divide-by 0: Divide-by 1: Divide-by	/-4 mode /-5 mode		R/W
					1 0 1 1	0: Divide-by 1: Divide-by 0: Divide-by 1: Divide-by	y-7 mode y-8 mode		
b3		Reserved			Set to	0.			R/W
b4	FRA24	High-speed	on-chip osc	illator	b5 b4	40 MHz			R/W
b5	FRA25	frequency sv	vitch bits		0 1: 1 0:	36.864 MH 32 MHz		with the setting o	of
b6	_	Nothing is as	ssigned. The	e write value	e must be	0. The read	d value is (	Э.	—
b7									

When rewriting the FRA2 register, set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting while the high-speed on-chip oscillator is stopped.



#### 9.2.9 Voltage Detection Register 2 (VCA2)

Address	00034h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	VCA27	VCA26	VCA25	—	—	—	—	—
After Reset	0	0	0	0	0	0	0	0
	The above	e applies wl	hen the LV	DAS bit in t	the OFS re	gister is 1.		
After Reset	0	0	1	0	0	0	0	0
	The above	e applies wl	hen the LV	DAS bit in t	the OFS re	gister is 0.		

Bit	Symbol	Bit Name	Function	R/W
b0	—	Reserved	Set to 0.	R/W
b1				
b2	—			
b3	—			
b4	_			
b5	VCA25	Voltage detection 0 enable bit <sup>(1)</sup>	0: Voltage detection 0 circuit disabled 1: Voltage detection 0 circuit enabled	R/W
b6	VCA26	Voltage detection 1 enable bit <sup>(2)</sup>	0: Voltage detection 1 circuit disabled 1: Voltage detection 1 circuit enabled	R/W
b7	VCA27	Voltage detection 2 enable bit <sup>(3)</sup>	<ul><li>0: Voltage detection 2 circuit disabled</li><li>1: Voltage detection 2 circuit enabled</li></ul>	R/W

Notes:

1. To use the voltage monitor 0 reset, set the VCA25 bit to 1.

2. To use the voltage detection 1 interrupt or the VW1C3 bit in the VW1C register, set the VCA26 bit to 1. After the VCA26 bit is set from 0 to 1 and td(E-A) has elapsed, the voltage detection 1 circuit operates.

3. To use the voltage detection 2 interrupt or the VW2C3 bit in the VW2C register, set the VCA27 bit to 1. After the VCA27 bit is set from 0 to 1 and td(E-A) has elapsed, the voltage detection 2 circuit operates. Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VCA2 register.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VCA2 register.



b7

## 9.2.10 I/O Function Pin Select Register (PINSR)

Ade	dress 00	2B9h									
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Sy	/mbol	_	—	—	—	IOINSEL	—	—	XCSEL		
After F	Reset	0	0	0	0	0	0	0	0		
Bit	Symbo	1	Bit Nam	0			Fund	otion			R/W
-				-			-				-
b0	XCSEI		√XCOUT p	oin	0: XCIN no	ot connecte	d to P4_3,	XCOUT n	ot connecte	ed to P4_4	R/W
		connect bit 1: XCIN connected to P4_3, XCOUT connected to P4_4									
b1	-	Rese	eserved Set to 0.						R/W		
b2	—	Noth	othing is assigned. The write value must be 0. The read value is 0.								
b3	IOINSE	L I/O p	ort input fu	nction	0: The I/O	port input f	unction de	tion depends on the PDi ( $i = 0$ to 6, 8)			
		seled	ct bit		register						
									i register is	set to 0	
					(input m	node), the p	in input lev	/el can be	read.		
					When the	ne PDi_j bit	in the PDi	register is	set to 1 (ou	utput	
					mode),	the value of	f the port la	atch can b	e read.		
					1: The I/O	port input f	unction ca	n read the	pin input le	vel	
						ess of the P			• •		
b4	_	Noth	ing is assig	ned. The	write value	must be 0.	The read	value is 0.			—
b5	—										
b6	—										

#### XCSEL Bit (XCIN/XCOUT pin connect bit)

The XCSEL bit is used to select whether to assign XCIN and XCOUT to P4\_3 and P4\_4. If set to 0, XCIN is not assigned to P4\_3 and XCOUT is not assigned to P4\_4. If set to 1, XCIN is assigned to P4\_3 and XCOUT is assigned to P4\_4. Refer to **9. Clock Generation Circuit** for information on how to set XCIN and XCOUT.

#### IOINSEL Bit (I/O port input function select bit)

When the PDi\_j bit in the PDi register is 1 (output mode), the IOINSEL bit is used to select whether the value read from the PORTi register is the port latch or the pin input level of the I/O port. If set to 0, the value of the port latch is read. If set to 1, the pin input level of the I/O port is read.

Table 9.4 lists I/O Port Values Read by Using IOINSEL Bit. The IOINSEL bit can be used to change the input function of all I/O ports.

#### Table 9.4 I/O Port Values Read by Using IOINSEL Bit

PDi_j Bit in PDi Register	0 (Input	t Mode)	1 (Output Mode)		
IOINSEL bit	0	1	0	1	
I/O port values read	Pin inp	ut level	Port latch value	Pin input level	

i = 0 to 6, 8, j = 0 to 7



#### 9.3 XIN Clock

The XIN clock is supplied by the XIN clock oscillation circuit. This clock is used as the clock source for the CPU clock and the peripheral function clock. The XIN clock oscillation circuit is configured by connecting an oscillator between pins XIN and XOUT. The XIN clock oscillation circuit includes an on-chip feedback resistor, which is disconnected from the oscillation circuit in stop mode to reduce power consumption. The XIN clock oscillation circuit also allows an externally generated clock to be input to the XOUT pin.

Figure 9.3 shows Connection Examples of XIN Clock Oscillation Circuit.

The XIN clock is stopped during and after a reset.

After setting the CM13 bit in the CM1 register to 1 (XIN-XOUT pin), when the CM05 bit in the CM0 register is set to 0 (XIN clock oscillates), the XIN clock starts oscillating. After the XIN clock oscillation stabilizes, when bits CM42 to CM40 in the CM4 register are set to 000b (XIN clock selected), the XIN clock is used as the clock source for the CPU.


In stop mode, all clocks including the XIN clock are stopped. For details, refer to 10. Power Control.

The settings listed in Table 9.5 are necessary to set the XIN clock, corresponding to the external oscillator or external clock input.

CM0 R	egister	CM1 Register	XIN Clock		
CM05 Bit CM07 Bit		CM13 Bit			
1	1 0		Oscillation stops		
0	0 0		Oscillation enabled		
1 1		1	External clock stops		
0 1		1	External clock input enabled		


Table 9.5 CM0 and CM1 Register Settings

• When CM05 bit in CM0 register is 0 (oscillates), CM07 bit in CM0 register to 0 (XIN clock is supplied by oscillator (external ceramic resonator, etc.)), and CM13 bit in CM1 register is 1 (XIN-XOUT pin)



External ceramic resonator connected circuit

 When CM05 bit in CM0 register is 0 (oscillates), CM07 bit in CM0 register to 1 (XIN clock is supplied by external clock input to XOUT pin), and CM13 bit in CM1 register is 1 (XIN-XOUT pin)



Notes:

- Insert a damping resistor if necessary. The resistance will vary depending on the oscillator and the
  oscillation drive capacity. Use the values recommended by the oscillator manufacturer.
  If the manufacturer specifies that a feedback resistor be added to the chip externally, insert a feedback
  resistor between XIN and XOUT following the instructions.
- 2. Insert a damping resistor if required to prevent overshoot from occurring.

#### Figure 9.3 Connection Examples of XIN Clock Oscillation Circuit

#### 9.4 On-Chip Oscillator Clocks

These clocks are supplied by the on-chip oscillators. There are high-speed and low-speed on-chip oscillators as onchip oscillators. The clock for the on-chip oscillator selected by the FRA01 bit in the FRA0 register will be the onchip oscillator clock.

#### 9.4.1 Low-Speed On-Chip Oscillator Clock

The clock generated by the low-speed on-chip oscillator is used as the clock source for the CPU clock, peripheral function clock, fOCO, fLOCO, and fOCO128.

After a reset, the on-chip oscillator clock with no division generated by the low-speed oscillator will be the CPU clock.

While bits OCD1 and OCD0 in the OCD register are 11b, when the XIN clock is stopped, the low-speed onchip oscillator automatically starts operating and supplies the clock.

The frequency of the on-chip oscillator clock will vary greatly depending on the supply voltage and operating ambient temperature. Application products must be designed with sufficient margin to allow for these variations in frequency.

#### 9.4.2 High-Speed On-Chip Oscillator Clock

The clock generated by the high-speed on-chip oscillator is used as the clock source for the CPU clock, peripheral function clock, fOCO, fHOCO-F, fHOCO, and fOCO128.

The on-chip oscillator clock generated by the high-speed on-chip oscillator is stopped after a reset. When the FRA00 bit in the FRA0 register is set to 1 (on-chip oscillator on), the clock starts oscillating.

To adjust the frequency of the high-speed on-chip oscillator clock to 36.864 MHz, set bits FRA25 and FRA24 in the FRA2 register to 01b. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

To adjust the frequency of the high-speed on-chip oscillator clock to 32 MHz, set bits FRA25 and FRA24 to 10b.



#### 9.5 XCIN Clock

The XCIN clock is supplied by the XCIN clock oscillation circuit. This clock is used as the clock source for the CPU clock and the peripheral function clock. The XCIN clock oscillation circuit is configured by connecting an oscillator between pins XCIN and XCOUT. The XCIN clock oscillation circuit includes an on-chip feedback resistor, which is disconnected from the oscillation circuit in stop mode to reduce power consumption. The XCIN clock oscillation circuit also allows an externally generated clock to be input to the XCIN pin.

Figure 9.4 shows Connection Examples of XCIN Clock Oscillation Circuit.

The XCIN clock is stopped during and after a reset.

After the XCSEL bit in the PINSR register is set to 1 (XCIN is connected to P4\_3 and XCOUT is connected to P4\_4) and the CM04 bit in the CM0 register is set to 1 (Xtal used), when the CM03 bit in the CM0 register is set to 0 (XCIN clock oscillates), the XCIN clock starts oscillating. After the XIN clock oscillation stabilizes, when bits CM42 to CM40 in the CM4 register are set to 010b (XCIN clock), the XCIN clock is used as the clock source for the CPU. When inputting an externally generated clock to the XCIN pin, set the CM04 bit to 0 (external clock input from XCIN). Leave the XCOUT pin open at this time.

The R8C/36T-A Group has an on-chip feedback resistor, which can be disabled/enabled by the CM12 bit in the CM1 register.

In stop mode, all clocks including the XCIN clock are stopped. For details, refer to 10. Power Control.




 Figure 9.4
 Connection Examples of XCIN Clock Oscillation Circuit



#### 9.6 CPU Clock and Peripheral Functional Clock

There are a CPU clock to operate the CPU and a peripheral function clock to operate the peripheral functions (refer to **Figure 9.1 Clock Generation Circuit Block Diagram**).

#### 9.6.1 System Clock

This clock is used as the clock source for the CPU clock and the peripheral function clock. The XIN clock, XCIN clock, or on-chip oscillator clock can be selected.

#### 9.6.2 CPU Clock

This is an operating clock for the CPU and the watchdog timer.

The CPU clock can be obtained by dividing the system clock by 1 (no division), 2, 4, 8, or 16. The frequency division ratio can be selected by the CM06 bit in the CM0 register and bits CM16 and CM17 in the CM1 register.

After a reset, the low-speed on-chip oscillator clock with no division will be the CPU clock.

When entering stop mode, the CM06 bit is set to 1 (divide-by-8 mode). To enter stop mode, set the CM35 bit in the CM3 register to 0 (settings of CM06 bit and bits CM16 and CM17 enabled).

#### 9.6.3 Peripheral Function Clocks (f1, f2, f4, f8, and f32)

These clocks are operating clocks for the peripheral functions.

fi (i = 1, 2, 4, 8, or 32) is obtained by dividing the system clock by i. fi is used for timer RJ, timer RB2, timer RC, timer RE2, the serial interface, and the A/D converter.

When the MCU enters wait mode after the CM02 bit in the CM0 register are set to 1 (peripheral function clock stops in wait mode), fi is stopped.

#### 9.6.4 fOCO

This clock is an operating clock for the peripheral functions.

This clock runs at the same frequency as the on-chip oscillator clock and can be used for timer RJ. In wait mode, fOCO is not stopped.

#### 9.6.5 fHOCO

This clock is used as the count source for timer RC.

fHOCO is generated by the high-speed on-chip oscillator and supplied by setting the FRA00 bit in the FRA0 register to 1.


In wait mode, fHOCO is not stopped.

#### 9.6.6 fHOCO-F

This clock is used as the count source for timer RC and the A/D converter. fHOCO-F is a clock generated by the high-speed on-chip oscillator and divided by i (i = 2, 3, 4, 5, 6, 7, 8, or 9; division ratio selected by the FRA2 register), and it is supplied by setting the FRA00 bit to 1. In wait mode, fHOCO-F is not stopped.

#### 9.6.7 fLOCO

This clock is an operating clock for the voltage detecting circuit. fLOCO is generated by the low-speed on-chip oscillator and supplied by setting the CM14 bit in the CM1 register o 0 (low-speed on-chip oscillator on). In wait mode, fLOCO is not stopped.





#### 9.6.8 fOCO128

This clock is generated by dividing fLOCO or fHOCO-F by 128. When the FRA03 bit in the FRA0 register is set to 0, fLOCO divided by 128 is selected. When this bit is set to 1, fHOCO-F divided by 128 is selected. fOCO128 is configured as the capture signal used in the TRCGRA register for timer RC.

#### 9.6.9 fC1, fC2, and fC32

These clocks are used for timer RJ, timer RE2, and the serial interface. Use theses clocks while the XCIN clock oscillation are stable.

#### 9.6.10 fLOCOWDT

This is an operating clock for the watchdog timer.

fLOCOWDT is generated by the low-speed on-chip oscillator for the watchdog timer and supplied by setting the CSPRO bit in the CSPR register to 1 (count source protection mode enabled).

In count source protection mode for the watchdog timer, fLOCOWDT is not stopped.



#### 9.7 Oscillation Stop Detection Function

The oscillation stop detection function is used to detect whether the XIN clock oscillation is stopped. The oscillation stop detection function can be enabled or disabled with the OCD0 bit in the OCD register. Table 9.6 lists the Oscillation Stop Detection Function Specifications.

When the XIN clock is the CPU clock source and bits OCD1 and OCD0 are 11b, if the XIN clock is stopped, the states will change as follows:

- Bits CM42 to CM40 in CM4 register = 001b (fLOCO)
- CM14 bit in CM1 register = 0 (low-speed on-chip oscillator on).
- An oscillation stop detection interrupt is generated

#### Table 9.6 Oscillation Stop Detection Function Specifications

Item	Specification
Clock frequency range for oscillation stop detection	$f(XIN) \ge 2 MHz$
Condition for enabling the oscillation stop detection function	Set bits OCD1 and OCD0 in the OCD register to 11b.
Operation at oscillation stop detection	An oscillation stop detection interrupt is generated.

#### 9.7.1 How to Use Oscillation Stop Detection Function

• The oscillation stop detection interrupt shares a vector with the watchdog timer, voltage monitor 1, and voltage monitor 2 interrupts. To use both the oscillation stop detection and watchdog timer interrupts, the interrupt source needs to be determined.

Table 9.7 lists How to Determine Interrupt Source for Oscillation Stop Detection Interrupt, Watchdog Timer Interrupt, Voltage Monitor 1 Interrupt, or Voltage Monitor 2 Interrupt. Figure 9.6 shows an Example of How to Determine Interrupt Sources for Oscillation Stop Detection Interrupt, Watchdog Timer Interrupt, Voltage Monitor 1 Interrupt, or Voltage Monitor 2 Interrupt.

- When the XIN clock reoscillates after oscillation is stopped, switch the XIN clock to the clock source for the CPU clock and the peripheral functions by a program.
- Figure 9.5 shows the Procedure for Switching from Low-Speed On-Chip Oscillator to XIN Clock.
- When entering wait mode while using the oscillation stop detection function, set the CM02 bit in the CM0 register to 0 (peripheral function clock does not stop in wait mode).
- Since the oscillation stop detection function is a function for cases where the XIN clock is stopped by an external cause, set bits OCD1 and OCD0 to 00b to stop or oscillate the XIN clock by a program (to select stop mode or change the CM05 bit in the CM05 register).
- This function cannot be used when the XIN clock frequency is below 2 MHz. In this case, set bits OCD1 and OCD0 to 00b.
- To use the low-speed on-chip oscillator clock for the clock source for the CPU clock and the peripheral functions after oscillation stop is detected, set the OCD6 bit in the OCD register to 0 (low-speed on-chip oscillator selected) before setting bits OCD1 and OCD0 to 11b.

To use the high-speed on-chip oscillator clock for the clock source for the CPU clock and the peripheral functions after oscillation stop is detected, set the FRA00 bit in the FRA0 register to 1 (high-speed on-chip oscillator on) and the OCD6 bit to 1 (high-speed on-chip oscillator selected) before setting bits OCD1 and OCD0 to 11b.



Table 9.7	How to Determine Interrupt Source for Oscillation Stop Detection Interrupt,
	Watchdog Timer Interrupt, Voltage Monitor 1 Interrupt, or Voltage Monitor 2 Interrupt

Item	Specification				
Oscillation stop detection	OCD2 bit in OCD register = 1				
Watchdog timer	UFIF bit in RISR register = 1				
Voltage monitor 1	VW1C2 bit in VW1C register = 1				
Voltage monitor 2	VW2C2 bit in VW2C register = 1				





Figure 9.5 Procedure for Switching from Low-Speed On-Chip Oscillator to XIN Clock





Interrupt, Watchdog Timer Interrupt, Voltage Monitor 1 Interrupt, or Voltage Monitor 2 Interrupt



#### 9.8 Notes on Clock Generation Circuit

#### 9.8.1 Oscillation Stop Detection Function

The oscillation stop detection function cannot be used when the XIN clock frequency is below 2 MHz. In this case, set bits OCD1 and OCD0 in the OCD register to 00b.

#### 9.8.2 Oscillation Circuit Constants

Consult the oscillator manufacturer to determine the optimal oscillation circuit constants for the user system. When the MCU is operated with the power supply voltage (VCC) below 2.7 V, set the CM11 bit in the CM1 register to 1 (on-chip feedback resistor disabled), and connect an external feedback resistor to the chip.



# **10. Power Control**

Power control refers to the control of power consumption by selecting or stopping the CPU clock and the peripheral function clocks.

#### 10.1 Overview

There are three power control modes. All modes other than wait mode and stop mode will be referred to here as standard operating mode.

Figure 10.1 shows the State Transitions in Power Control Mode.




Figure 10.1 State Transitions in Power Control Mode



#### 10.2 Registers

Table 10.1 lists the Register Configuration for Power Control.

#### Table 10.1 Register Configuration for Power Control

Register Name	Symbol	After Reset	Address	Access Size
System Clock Control Register 0	CM0	00101000b	00008h	8
System Clock Control Register 1	CM1	0010000b	00009h	8
System Clock Control Register 3	CM3	00h	0000Bh	8
System Clock Control Register 4	CM4	0000001b	0000Ch	8
High-Speed On-Chip Oscillator Control Register 0	FRA0	00h	00012h	8
STBY VDC Power Control Register	SVDC	00h	0002Ch	8
Module Standby Control Register 0	MSTCR0	00h	00238h	8
Module Standby Control Register 1	MSTCR1	00h	00239h	8
Module Standby Control Register 2	MSTCR2	00h	0023Ah	8
Module Standby Control Register 3	MSTCR3	00h	0023Bh	8
Module Standby Control Register 4	MSTCR4	00h	0023Ch	8

#### 10.2.1 System Clock Control Register 0 (CM0)

Address	00008h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CM07	CM06	CM05	CM04	CM03	CM02	—	—
After Reset	0	0	1	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0		Reserved	Set to 0.	R/W
b1	—			R/W
b2	CM02	Peripheral function clock stop bit in wait mode	<ul><li>0: Peripheral function clock does not stop in wait mode</li><li>1: Peripheral function clock stops in wait mode</li></ul>	R/W
b3	CM03	XCIN clock stop bit	0: Oscillates 1: Stops	R/W
b4	CM04	XCIN buffer external input set bit <sup>(1)</sup>	0: External clock input from XCIN 1: Xtal used	R/W
b5	CM05	XIN clock (XIN-XOUT) stop bit <sup>(2, 3)</sup>	0: Oscillates 1: Stops <sup>(4)</sup>	R/W
b6	CM06	CPU clock division ratio select bit 0 <sup>(5)</sup>	0: Bits CM16 and CM17 in CM1 register enabled 1: Divide-by-8 mode	R/W
b7	CM07	XIN clock supply set bit <sup>(6)</sup>	<ul><li>0: XIN clock is supplied by oscillator (external ceramic resonator, etc.)</li><li>1: XIN clock is supplied by external clock input to XOUT pin</li></ul>	R/W

Notes:

- 1. The CM04 bit can be set to 1 by a program, but cannot be set to 0.
- The CM05 bit is used to stop the XIN clock. This bit cannot be used to detect whether the XIN clock has stopped. To stop the XIN clock, make the following settings:
  - (1) Set bits OCD1 and OCD0 in the OCD register to 00b (oscillation stop detection function disabled).
  - (2) Set bits CM42 to CM40 in the CM4 register to 001b (fLOCO clock) or 101b (fHOCO-F clock).
- 3. P4\_6 and P4\_7 can be used as I/O ports only when the CM05 bit is 1 (XIN clock stops) and the CM13 bit in the CM1 register is 0 (P4\_6 and P4\_7).
- 4. When an external clock is input, the clock input itself is not accepted.
- 5. When the MCU enters stop mode, the CM06 bit is set to 1 (divide-by-8 mode).
- 6. When the MCU exits stop mode or wait mode, do not set the CM05 bit again if switching to the XIN clock.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM0 register.

#### 10.2.2 System Clock Control Register 1 (CM1)

Address	Address 00009h									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol	CM17	CM16	_	CM14	CM13	CM12	CM11	CM10		
After Reset	0	0	1	0	0	0	0	0		

Bit	Symbol	Bit Name	Function	R/W
b0	CM10	All clock stop control bit (1, 2)	0: Clocks oscillate 1: All clocks stop (stop mode)	R/W
b1	CM11	XIN-XOUT on-chip feedback resistor select bit	0: On-chip feedback resistor enabled 1: On-chip feedback resistor disabled	R/W
b2	CM12	XCIN-XCOUT on-chip feedback resistor select bit		R/W
b3	CM13	Port/XIN-XOUT switch bit <sup>(3)</sup>	0: I/O ports P4_6 and P4_7 1: XIN-XOUT pin	R/W
b4	CM14	Low-speed on-chip oscillator oscillation stop bit <sup>(4, 5)</sup>	0: Low-speed on-chip oscillator on 1: Low-speed on-chip oscillator off	R/W
b5	—	Reserved	Set to 1.	R/W
b6	CM16	CPU clock division select bits 1 <sup>(6)</sup>	b7 b6 0. 0: Divide by 1 mode	R/W
b7	CM17		<ul> <li>0 0: Divide-by-1 mode</li> <li>0 1: Divide-by-2 mode</li> <li>1 0: Divide-by-4 mode</li> <li>1 1: Divide-by-16 mode</li> </ul>	R/W

Notes:

1. If the CM10 bit is 1 (stop mode), the on-chip feedback register is disabled. If the CM10 bit is 1 (stop mode), when the CM13 bit is 1 (XIN-XOUT pin), the XOUT (P4\_7) pin is set to high. When the CM13 bit is 1, P4\_6 and P4\_7 are set to input state.

2. When the SVC0 bit in the SVDC register is 1 (transition to low-power-consumption mode enabled), do not set the CM10 bit to 1 (stop mode).

- 3. Once the CM13 bit is set to 1 by a program, it cannot be set to 0. Set the CM13 bit to 1 to use P4\_6 and P4\_7 as the XCIN-XCOUT pin (the XCSEL bit in the PINSR register is 0 and the CM01 bit in the CM10 register is 1) or to use as the XIN-XOUT pin.
- 4. The CM14 bit can be set to 1 (low-speed on-chip oscillator off) when bits CM42 to CM40 in the CM4 register are 000b (XIN clock). When bits CM42 to CM40 are set to 001b (fLOCO clock), the CM14 bit is set to 0 (low-speed on-chip oscillator on). Writing 1 to this bit has no effect.
- 5. To use a voltage monitor 1 interrupt or a voltage monitor 2 interrupt (when the digital filter is used), set the CM14 bit to 0 (low-speed on-chip oscillator on).
- 6. When the CM06 bit in the CM0 register is 0 (bits CM16 and CM17 enabled), bits CM16 and CM17 are enabled.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM1 register.



#### 10.2.3 System Clock Control Register 3 (CM3)

Address	Address 0000Bh									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol	CM37	CM36	CM35	—	_			CM30		
After Reset	0	0	0	0	0	0	0	0		

Bit	Symbol	Bit Name	Function	R/W
b0	CM30	Wait control bit <sup>(1)</sup>	0: Not in wait mode 1: MCU enters wait mode	R/W
b1	_	Nothing is assigned. The write value mu	ust be 0. The read value is 0.	—
b2	—			
b3	_			
b4	—			
b5	CM35	CPU clock division ratio select bit when exiting wait mode <sup>(2)</sup>	<ul><li>0: Settings of CM06 bit in CM0 register and bits CM16 and CM17 in CM1 register enabled</li><li>1: No division</li></ul>	R/W
b6	CM36	System clock select bits when exiting	b7 b6	R/W
b7	CM37	wait mode or stop mode <sup>(3)</sup>	<ul> <li>0 0: MCU exits using the CPU clock used immediately before entering wait mode or stop mode</li> <li>0 1: Do not set.</li> <li>1 0: High-speed on-chip oscillator clock selected <sup>(4)</sup></li> <li>1 1: XIN clock selected <sup>(5)</sup></li> </ul>	R/W

Notes:

- 1. When the MCU exits wait mode by a peripheral function interrupt, the CM30 bit is set to 0 (not in wait mode).
- Set the CM35 bit to 0 in stop mode. When the MCU enters wait mode, if the CM35 bit is 1 (no division), the CM06 bit in the CM0 register is set to 0 (bits CM16 and CM17 in CM1 register enabled) and bits CM17 and CM16 are set to 00b (divide-by-1 mode).
- 3. To enter wait mode or stop mode while the FMR27 bit in the FMR2 register is 1 (flash memory low-current-consumption read mode enabled), set bits CM37 and CM36 to 00b (MCU exits using the CPU clock used immediately before entering wait mode or stop mode) and set the CM35 bit to 0 (settings of CM06 bit in CM0 register and bits CM16b and CM17 in CM1 register enabled). During low-current-consumption read mode, do not set the FMSTP bit in the FMR0 register to 1 (flash memory stops).
- 4. When bits CM37 and CM36 are set to 10b (high-speed on-chip oscillator clock selected), the following will be set when the MCU exits wait mode or stop mode.
  - Bits CM42 to CM40 in CM4 register = 001b (fLOCO clock)
  - FRA00 bit in FRA0 register (high-speed on-chip oscillator on)
  - Bits CM42 to CM40 in CM4 register = 101b (fHOCO-F clock)
- 5. When bits CM37 and CM36 are set to 11b (XIN clock selected), the following will be set when the MCU exits wait mode or stop mode.
  - CM05 bit in CM0 register = 1 (XIN clock oscillates)
  - CM13 bit in CM1 register = 1 (XIN-XOUT pin)

• Bits CM42 to CM40 in CM4 register = 000b (XIN clock selected)

When entering wait mode while the CM05 bit in the CM0 register is 1 (XIN clock stops), if the XIN clock is selected as the CPU clock used to exit wait mode, set the CM06 bit to 1 (divide-by-8 mode) and the CM35 bit to 0.

However, if an externally generated clock is used as the XIN clock, do not set bits CM37 and CM36 to 11b (XIN clock selected).

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM3 register.



#### CM30 Bit (Wait control bit)

When the CM30 bit is set to 1 (MCU enters wait mode), the CPU clock stops (wait mode). Since the XIN, XCIN, low-speed on-chip oscillator, high-speed on-chip oscillator, and watchdog timer low-speed on-chip oscillator clocks do not stop, the peripheral functions that use these clocks continue operating. When setting the CM30 bit to 1, set the I flag to 0 (maskable interrupt disabled).

A reset or a peripheral function interrupt is used to exit wait mode. When a peripheral function interrupt is used to exit wait mode, the MCU resumes executing the instruction immediately after the instruction to set the CM30 bit to 1.

However, when using the WAIT mode to enter wait mode, set the I flag to 1 (maskable interrupt enabled). With this setting, interrupt handling is performed by the CPU when the MCU exits wait mode.

#### 10.2.4 System Clock Control Register 4 (CM4)

Ado	dress	0000C	h									
	Bit	b7		b6	b5	b4	b3	b2	b1	b0		
Sy	mbol	_			—	—	—	CM42	CM41	CM40	1	
After F	Reset	0		0	0	0	0	0	0	1	_	
Bit	Syr	nbol		E	Bit Name				Function			R/W
b0	CN	/140	CPI	U clock se	lect bits		b2 b1 b0					R/W
b1	CN	/141						(IN clock LOCO cloc	k			R/W
b2	CN	/42						CIN clock	IX.			R/W
							0 1 1:0	Do not set.				
							1 0 0:0	Do not set.				
							1 0 1:f	HOCO-F cl	ock			
							Other that	in the abov	e: Do not s	set.		
b3	_	_	Res	served			Set to 0.					R/W
b4	_	_										
b5	_											
b6	_	_	]									
b7	_	_										

Set the PRC0 bit in the PRCR register to 1 (write enabled) before setting the CM4 register.



## 10.2.5 High-Speed On-Chip Oscillator Control Register 0 (FRA0)

Address	Address 00012h										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	_	—	—		FRA03		FRA01	FRA00			
After Reset	0	0	0	0	0	0	0	0			

Bit	Symbol	Bit Name	Function	R/W
b0	FRA00	High-speed on-chip oscillator enable bit	0: High-speed on-chip oscillator off 1: HIgh-speed on-chip oscillator on	R/W
b1	FRA01	fOCO clock source select bit <sup>(1)</sup>	0: Low-speed on-chip oscillator selected <sup>(2)</sup> 1: High-speed on-chip oscillator selected	R/W
b2	—	Reserved	Set to 0.	R/W
b3	FRA03	fOCO128 clock select bit	0: fLOCO divided by 128 selected 1: fHOCO-F divided by 128 selected	R/W
b4	—	Nothing is assigned. The write value n	nust be 0. The read value is 0.	—
b5	—			
b6	—			
b7	—			

Notes:

- 1. Set the FRA01 bit under the following conditions:
  - FRA00 bit = 1 (high-speed on-chip oscillator on)
  - CM14 bit in the CM1 register = 0 (low-speed on-chip oscillator on)
  - Bits FRA22 to FRA20 in the FRA2 register: All division modes can be set when VCC = 2.7 to 5.5 V: 000b to 111b Division ratio of 8 or more when VCC = 18 to 5.5 V: 110b (divide by 6
  - Division ratio of 8 or more when VCC = 1.8 to 5.5 V: 110b (divide-by-8 mode), 111b (divide-by-9 mode)
- 2. When writing 0 (low-speed on-chip oscillator selected) to the FRA01 bit, do not write 0 (high-speed on-chip oscillator off) to the FRA00 bit at the same time. After the FRA01 bit is set to 0, set the FRA00 bit to 0.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the FRA0 register.

#### 10.2.6 STBY VDC Power Control Register (SVDC)

Address	0002Ch							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol				_	_	_	—	SVC0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	SVC0	Low-power-consumption mode transition enabled bit <sup>(1)</sup>	<ul><li>0: Transition to low-power-consumption mode disabled</li><li>1: Transition to low-power-consumption mode enabled</li></ul>	R/W
b1	—	Reserved	Set to 0.	R/W
b2	—			
b3	—			
b4	_			
b5	_	]		
b6	_	]		
b7	—			

Note:

1. Do not set the SVC0 bit to 1 (transition to low-power-consumption mode enabled) when using a DTC transfer during wait mode.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the SVDC register.

b7

# 10.2.7 Module Standby Control Register 0 (MSTCR0)

Ad	dress 0	0238h								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Sy	/mbol	_	—		MSTURT2	—	—	MSTURT_1	MSTURT_0	
After F	Reset	0	0	0	0	0	0	0	0	
Bit	Syn	nbol		Bit Nan	ne		l	Function		R/W
b0	MSTL	JRT_0	UART0_0 m	nodule sta	ndby bit	0: UAR	T0_0 norma	al operation		R/W
						1: UAR	T0_0 stand	ру		
b1	MSTL	JRT_1	UART0_1 m	nodule sta	ndby bit	0: UAR	T0_1 norma	al operation		R/W
						1: UAR	T0_1 stand	ру		
b2	-	_	Nothing is a	ssigned. 7	The write value	must be 0.	The read v	alue is 0.		_
b3	-	_								
b4	MST	URT2	UART2 mod	dule stand	by bit	0: UAR	T2 normal o	peration		R/W
						1: UAR	T2 standby			
b5	-	_	Nothing is a	ssigned. 7	The write value	must be 0.	The read v	alue is 0.		_
b6		_	1							

# 10.2.8 Module Standby Control Register 1 (MSTCR1)

Address 00239h									
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol			_		_	—	_	MSTIIC_0	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	MSTIIC_0	IICSSU_0 module standby bit	0: IICSSU_0 normal operation 1: IICSSU_0 standby	R/W
b1	—	Nothing is assigned. The write value	must be 0. The read value is 0.	—
b2	—			
b3	—			
b4	—			
b5	—			
b6	—			
b7	—			



# 10.2.9 Module Standby Control Register 2 (MSTCR2)

Addı	ess 0	023Ah							
	Bit	b7	b6	b5	b4	b3	b2	b1	b0
Syn	nbol		MSTTRC_0		MSTTRB_0		—	_	MSTTRJ_0
After Re	eset	0	0	0	0	0	0	0	0
Bit	Svm	bol	Bit	Name			Function		RW

Bit	Symbol	Bit Name	Function	R/W		
b0	MSTTRJ_0	Timer RJ_0 module standby bit	0: Timer RJ_0 normal operation	R/W		
			1: Timer RJ_0 standby			
b1		Nothing is assigned. The write value m	must be 0. The read value is 0.			
b2	—					
b3	—					
b4	MSTTRB_0	Timer RB2_0 module standby bit	0: Timer RB2_0 normal operation	R/W		
			1: Timer RB2_0 standby			
b5	—	Nothing is assigned. The write value m	ust be 0. The read value is 0.	—		
b6	MSTTRC_0	Timer RC_0 module standby bit	0: Timer RC_0 normal operation	R/W		
			1: Timer RC_0 standby			
b7		Nothing is assigned. The write value m	ust be 0. The read value is 0.	—		

# 10.2.10 Module Standby Control Register 3 (MSTCR3)

Address 0023Bh										
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol				_	_	MSTTRE		—		
After Reset	0	0	0	0	0	0	0	0		

Bit	Symbol	Bit Name	Function	R/W			
b0	—	Nothing is assigned. The write value must be 0. The read value is 0.					
b1	—						
b2	MSTTRE	Timer RE2 module standby bit	0: Timer RE2 normal operation 1: Timer RE2 standby	R/W			
b3	—	Nothing is assigned. The write value must be 0. The read value is 0.					
b4	—						
b5	_						
b6							
b7							



# 10.2.11 Module Standby Control Register 4 (MSTCR4)

Address 0023Ch											
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol			_		—	_		_	MSTSCU		
After F	Reset	0	0	0	0	0	0	0	0		
										R/W	
Bit	Syı	mbol	bol Bit Name				Function				
b0	MS	TSCU	TSCU module standby bit			0: T	0: TSCU normal operation				
			1: TSCU standby								
b1	-	_	Nothing is assigned. The write value must be 0. The read value is 0.							—	
b2	—										
b3											
b4	-										
b5	-										
b6	-										
b7	-										



# **10.3 Standard Operating Mode**

Standard operating mode is further divided into four modes.

In standard operating mode, the CPU clock and the peripheral function clock are supplied to operate the CPU and the peripheral functions. Power consumption control is implemented by controlling the frequency of the CPU clock. To operate the peripheral functions using a clock other than the peripheral clocks (f1, f2, f4, f8, and f32), the oscillation of the target clock needs to be stable. The higher the CPU clock frequency, the higher processing power. The lower the CPU clock frequency, the lower the power consumption. Stopping unnecessary oscillation circuits will further reduce power consumption.

When the clock sources for the CPU clock are switched, the new clock needs to be oscillating and stable. Allow the new clock oscillation to stabilize in a program before switching the clocks.

Mode		CM4 Register		CM1 Register			FRA0 Register
		Bits CM42 to CM40	Bits CM17 and CM16	CM14 Bit	CM13 Bit	CM06 Bit	FRA00 Bit
High-speed clock mode	No division	000b	00b	—	1	0	—
	Divide-by-2	000b	01b	—	1	0	—
	Divide-by-4	000b	10b	—	1	0	—
	Divide-by-8	000b	_	—	1	1	—
	Divide-by-16	000b	11b	—	1	0	—
High-speed on-chip	No division	101b	00b	—		0	1
oscillator mode	Divide-by-2	101b	01b	—		0	1
	Divide-by-4	101b	10b	—		0	1
	Divide-by-8	101b		—		1	1
	Divide-by-16	101b	11b	—		0	1
Low-speed on-chip	No division	001b	00b	0		0	—
oscillator mode	Divide-by-2	001b	01b	0		0	—
	Divide-by-4	001b	10b	0		0	—
	Divide-by-8	001b		0		1	—
	Divide-by-16	001b	11b	0		0	—
Low-speed clock mode	No division	010b	00b	—		0	—
	Divide-by-2	010b	01b	—	_	0	—
	Divide-by-4	010b	10b	—	_	0	—
	Divide-by-8	010b		—	_	1	—
	Divide-by-16	010b	11b	—		0	—

Table 10.2 Settings and Modes of Clock Associated Bits

-: Indicates that either 0 or 1 can be set



# 10.3.1 High-Speed Clock Mode

When the CM13 bit in the CM1 register is 1 (XIN-XOUT pin) and bits CM42 to CM40 in the CM4 register are 000b, the XIN clock is used as the system clock, and the CPU clock is obtained by dividing the system clock by 1 (no division), 2, 4, 8, or 16.

# 10.3.2 Low-Speed Clock Mode

When bits CM42 to CM40 in the CM4 register are 010b, the XCIN clock is used as the system clock, and the CPU clock is obtained by dividing the system clock by 1 (no division), 2, 4, 8, or 16.

In this mode, low-power operation can be achieved by stopping the XIN clock and the high-speed on-chip oscillator and setting the FMR27 bit in the FMR2 register to 1 (low-current-consumption read mode enabled). Furthermore, if the MCU enters wait mode from this mode, current consumption in wait mode can be reduced even further by setting the SVD0 bit in the SVDC register to 1 (transition to low-power-consumption mode enabled).

For details on how to reduce power consumption, refer to 10.6 Reducing Power Consumption.

# 10.3.3 High-Speed On-Chip Oscillator Mode

When the FRA00 bit is 1 (high-speed on-chip oscillator on) and bits CM42 to CM40 in the CM4 register are 101b, the high-speed on-chip oscillator is used as the system clock. At this time, the CPU clock is obtained by dividing the system clock by 1 (no division), 2, 4, 8, or 16.

# 10.3.4 Low-Speed On-Chip Oscillator Mode

When the CM14 bit is 0 (low-speed on-chip oscillator on) and bits CM42 to CM40 are 001b, the low-speed onchip oscillator is used as the system clock. At this time, the CPU clock is obtained by dividing the system clock by 1 (no division), 2, 4, 8, or 16.

In this mode, low-power operation can be enabled by stopping the XIN clock and the high-speed on-chip oscillator and setting the FMR27 bit to 1 (low-current-consumption read mode enabled). Low-power-consumption mode can be used when the CPU clock is the low-speed on-chip oscillator divided by 4, 8 or 16. When the CPU clock is the low-speed on-chip oscillator divided by 1 (no division) or 2, do not use low-power-consumption mode. Set the FMR27 bit to 1 after setting the division ratio for the CPU clock.

Furthermore, if the MCU enters wait mode from this mode, current consumption in wait mode can be reduced even further by setting the SVD0 bit to 1 (transition to low-power-consumption mode enabled).

For details on how to reduce power consumption, refer to 10.6 Reducing Power Consumption.



# 10.4 Wait Mode

The CPU clock is stopped in wait mode. Thus the CPU, which operates using the CPU clock, and the watchdog timer with the CPU clock selected as the count source are stopped. The oscillations of the XIN clock, XCIN clock, high-speed on-chip oscillator, low-speed on-chip oscillator, and watchdog timer low-speed on-chip oscillator are not stopped, so the peripheral functions that use these clocks continue operating.

# 10.4.1 Peripheral Function Clock Stop Function

When the CM02 bit in the CM0 register is 1 (peripheral function clock stops in wait mode), power consumption is reduced because f1, f2, f4, f8, and f32 are stopped in wait mode.

# 10.4.2 Entering Wait Mode

The MCU enters wait mode when the WAIT instruction is executed or the CM30 bit in the CM3 register is set to 1 (MCU enters wait mode).

When bits CM42 to CM40 bit in the CM4 register are set to 001b (fLOCO selected as CPU clock) or 101b (fHOCO-F clock selected as CPU clock), set the OCD1 bit in the OCD register to 0 (oscillation stop detection disabled) before executing the WAIT instruction or set the CM30 bit to 1 (MCU enters wait mode).

If the MCU enters wait mode while the OCD1 bit is 1 (oscillation stop detection enabled), power consumption is not reduced because the CPU is not stopped.

To enter wait mode or stop mode while the FMR27 bit in the FMR2 register is 1 (low-current-consumption read mode enabled), set bits CM37 and CM36 in the CM3 register to 00b (MUC exits using the CPU clock used immediately before entering wait mode or stop mode) and the CM35 bit in the CM3 register to 0 (settings of CM06 bit in CM0 register and bits CM16b and CM17 in CM1 register enabled).

# 10.4.3 Pin States in Wait Mode

The I/O ports retain the states immediately before the MCU enters wait mode.



# 10.4.4 Exiting Wait Mode

A reset or a peripheral function interrupt is used to exit wait mode.

Peripheral function interrupts are affected by the CM02 bit in the CM0 register. When the CM02 bit is 0 (peripheral function clock does not stop in wait mode), peripheral function interrupts other the A/D conversion interrupt can be used to exit wait mode. When the CM02 bit is 1 (peripheral function clock stops in wait mode), the peripheral functions that use the peripheral function clock are stopped. Only the peripheral function interrupts that operate using external signals or the fHOCO, fOCO128, fOCO, fHOCO-F, and fLOCOWDT clocks can be used to exit wait mode.

Table 10.3 lists the Interrupts Used to Exit Wait Mode and Usage Conditions.

Interrupt	When CM02 = 0	When CM02 = 1
Serial interface interrupt	Usable with an internal clock or external clock supplied.	Usable with an external clock supplied.
Synchronous serial communication unit/I <sup>2</sup> C bus interface	Usable in all modes.	— (Do not use.)
Key input interrupt	Usable	Usable
A/D interrupt	— (Do not use.)	— (Do not use.)
Timer RJ interrupt	Usable in all modes.	Usable without a filter in event counter mode. Usable when fOCO, fC1, or fC32 is selected as the count source.
Timer RB2 interrupt	Usable in all modes.	— (Do not use.)
Timer RC interrupt	Usable in all modes.	Usable when fHOCO or fHOCO-F is selected as the count source.
Timer RE2 interrupt	Usable in all modes.	Usable when fC1 is selected as the count source.
INT interrupt	Usable	Usable (usable when INT0 to INT4 are used without a filter.)
Voltage monitor 1 interrupt	Usable	Usable
Voltage monitor 2 interrupt	Usable	Usable
Oscillation stop detection interrupt	Usable	— (Do not use.)

 Table 10.3
 Interrupts Used to Exit Wait Mode and Usage Conditions




Figure 10.2 shows the Time from Wait Mode to First Instruction Execution after Exit after CM30 Bit in CM3 Register is Set to 1 (MCU Enters Wait Mode).

To use a peripheral function interrupt to exit wait mode, the following items must be set before setting the CM30 bit to 1:

- (1) Set the I flag in the FLG register to 0 (maskable interrupts disabled).
- (2) Set the interrupt priority level in bits ILVL0 to ILVL2 in the interrupt priority level registers for the peripheral function interrupts that are used to exit wait mode. Also, set 000b (interrupt disabled) in bits ILVL2 to ILVL0 in the interrupt priority level registers for the peripheral function interrupts that are not to be used to exit wait mode.
- (3) Operate the peripheral functions to be used to exit wait mode.

When a peripheral function interrupt is used to exit, the time (number of cycles) from interrupt request generation to the next instruction execution is as shown in Figure 10.2, depending on the settings of the FMSTP bit in the FMR0 register and the SVC0 bit in the SVDC register.

The CPU clock when a peripheral function interrupt is used to exit wait mode is the clock set by bits CM35, CM36, and CM37 in the CM3 register. At this time, the CM06 bit in the CM0 register and bits CM16 and CM17 in the CM1 register are automatically changed.








Figure 10.3 shows the Time from Wait Mode after WAIT Instruction Execution to Interrupt Routine Execution. To use a peripheral function interrupt to exit wait mode, the following items must be set before executing the WAIT instruction:

- (1) Set the interrupt priority level in bits ILVL0 to ILVL2 in the interrupt priority level registers for the peripheral function interrupts that are used to exit wait mode. Also, set 000b (interrupt disabled) in bits ILVL2 to ILVL0 for the peripheral function interrupts that are not to be used to exit wait mode.
- (2) Operate the peripheral functions to be used to exit wait mode.
- (3) Set the I flag in the FLG register to 1.

When a peripheral function interrupt is used to exit, the time (number of cycles) from interrupt request generation to the next instruction execution is as shown in Figure 10.3, depending on the settings of the FMSTP bit in the FMR0 register and the SVC0 bit in the SVDC register.

The CPU clock when a peripheral function interrupt is used to exit wait mode is the clock set by bits CM35, CM36, and CM37 in the CM3 register. At this time, the CM06 bit in the CM0 register and bits CM16 and CM17 in the CM1 register are automatically changed.




Figure 10.3 Time from Wait Mode after WAIT Instruction Execution to Interrupt Routine Execution



# 10.5 Stop Mode

All oscillators except fLOCOWDT are stopped in stop mode. Thus, the CPU clock and the peripheral function clock are stopped and the CPU and the peripheral functions that operate using these clocks are stopped. Power consumption is lowest compared to other modes. When the voltage applied to the VCC pin is VRAM or above, the content of the internal RAM is retained.

The peripheral functions clocked by external signals continue operating.

Table 10.4 lists the Interrupts Used to Exit Stop Mode and Usage Conditions.

Interrupt	Usage Condition
Key input interrupt	Usable
INT0 to INT4 interrupts	Usable without a filter.
Timer RJ interrupt	Usable when an external pulse is counted without a filter in event counter mode.
Serial interface interrupt	When an external clock is selected.
Voltage monitor 1 interrupt	Usable in digital filter disabled mode (when the VW1C1 bit in the VW1C register is 1).
Voltage monitor 2 interrupt	Usable in digital filter disabled mode (when the VW2C1 bit in the VW2C register is 1).

# 10.5.1 Entering Stop Mode

The MCU enters stop mode when the CM10 bit in the CM1 register is set to 1 (all clocks stop). At the same time, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode).

To use stop mode, set bits OCD1 and OCD0 in the OCD register to 00b and the CM35 bit in the CM3 register to 0 (settings of CM06 bit in CM0 register and bits CM16 and CM17 in CM1 register enabled) before entering the mode.

To enter wait mode or stop mode while the FMR27 bit in the FMR2 register is 1 (low-current-consumption read mode enabled), set bits CM37 and CM36 to 00b (MCU exits using the CPU clock used immediately before entering wait mode or stop mode) and the CM35 bit to 0.

# 10.5.2 Pin States in Stop Mode

The I/O ports retain the states immediately before the MCU enters stop mode.

However, when the CM13 bit in the CM1 register is 1, the XOUT (P4\_7) pin is set to high. When the CM13 bit is 0 (input ports P4\_6 and P4\_7), P4\_7 (XOUT) is set to input state.



# 10.5.3 Exiting Stop Mode

A reset or a peripheral function interrupt is used to exit stop mode.

Figure 10.4 shows the Time from Stop Mode to Interrupt Routine Execution.

To use a peripheral function interrupt to exit stop mode, the following items must be set before setting the CM10 bit in the CM1 register to 1:

 Set the interrupt priority level in bits ILVL0 to ILVL2 in the interrupt priority level registers for the peripheral function interrupts that are used to exit stop mode. Also, set 000b (interrupt disabled) in bits ILVL0 to ILVL2 in the interrupt priority level registers for the

Also, set 000b (interrupt disabled) in bits ILVL0 to ILVL2 in the interrupt priority level registers for the peripheral function interrupts that are not to be used to exit stop mode.

- (2) Operate the peripheral functions to be used to exit stop mode.
- (3) Set the I flag in the FLG register to 1.

When a peripheral function interrupt is used to exit stop mode, the interrupt sequence is executed after the interrupt request is generated and the supply of the CPU clock starts.

The CPU clock when a peripheral function interrupt is used to exit stop mode is a divide-by-8 of the clock used immediately before entering stop mode. When entering stop mode, set the CM35 bit in the CM3 register to 0 (settings of CM06 bit in CM0 register and bits CM16 and CM17 in CM1 register enabled).




Figure 10.4 Time from Stop Mode to Interrupt Routine Execution



# 10.6 Reducing Power Consumption

The following describes key points and processing methods for reducing power consumption.

# **10.6.1** Voltage Detection Circuit

If voltage monitor 1 is not used, set the VCA26 bit in the VCA2 register to 0 (voltage detection 1 circuit disabled). If voltage monitor 2 is not used, set the VCA27 bit in the VCA2 register to 0 (voltage detection 2 circuit disabled).

If the power-on reset and voltage monitor 0 reset are not used, set the VCA25 bit in the VCA2 register to 0 (voltage detection 0 circuit disabled).

## 10.6.2 Ports

Even after the MCU enters wait mode or stop mode, the states of the I/O ports are retained. Current flows into the output ports in the active state. Shoot-through current flows into the input ports in the high-impedance state. Unnecessary ports should be set to input and fixed to a stable electric potential before the MCU enters wait mode or stop mode.

## 10.6.3 Clocks

Power consumption generally depends on the number of the operating clocks and their frequencies. The fewer the number of operating clocks or the lower their frequencies, the more power consumption decreases. For that reason, unnecessary clocks should be stopped.

Stopping low-speed on-chip oscillator oscillation: CM14 bit in CM1 register Stopping high-speed on-chip oscillator oscillation: FRA00 bit in FRA0 register

# 10.6.4 Wait Mode, Stop Mode

Power consumption can be reduced in wait mode and stop mode. For details, refer to **10.4 Wait Mode** and **10.5 Stop Mode**.

# **10.6.5** Stopping Peripheral Function Clocks

If the peripheral function f1, f2, f4, f8, and f32 clocks are not necessary in wait mode, set the CM02 bit in the CM0 register to 1 (peripheral function clock stops in wait mode). This will stop the f1, f2, f4, f8, and f32 clocks in wait mode.

### 10.6.6 Timers

When timer RJ is not used, set the corresponding MSTTRJ\_0 bit in the MSTCR2 register for the unused timer RJ to 1 (standby).

When timer RB2 is not used, set the corresponding MSTTRB\_0 bit in the MSTCR2 register for the unused timer RB2 to 1 (standby).

When timer RC is not used, set the corresponding MSTTRC\_0 bit in the MSTCR2 register for the unused timer RC to 1 (standby).

When timer RE2 is not used, set the MSTTRE bit in the MSTCR3 register to 1 (standby).

# 10.6.7 A/D Converter

When the A/D converter is not used, power consumption can be reduced by setting the ADSTBY bit in the ADCON1 register to 0 (A/D operation stops (standby)) to shut off any analog circuit current flow.



# **10.6.8** Clock Synchronous Serial Interface and Serial Interfaces

When both the SSU and I<sup>2</sup>C bus functions are not used, set the corresponding MSTIIC\_0 bit in the MSTCR1 register for the unused SSU function or the I<sup>2</sup>C bus function to 1 (standby).


When UART0 is not used, set the corresponding MSTURT\_j (j = 0 or 1) bit in the MSTCR0 register for the unused UART0 to 1 (standby).

When UART2 is not used, set the MSTURT2 bit in the MSTCR0 register to 1 (standby).

# 10.6.9 Reducing Internal Power Consumption (Low-Power-Consumption Mode)

When entering wait mode using low-speed clock mode or low-speed on-chip oscillator mode (the oscillations of the XIN clock and the high-speed on-chip oscillator are stopped), internal power consumption can be reduced using the SVC0 bit in the SVDC register. Figure 10.5 shows the Procedure for Reducing Internal Power Consumption Using SVC0 Bit. To enable the transition to low-power-consumption mode using the SVC0 bit, follow this procedure.







Procedure for Reducing Internal Power Consumption Using SVC0 Bit




# 10.6.10 Stopping Flash Memory

In low-speed clock mode and low-speed on-chip oscillator mode, the flash memory can be stopped using the FMSTP bit in the FMR0 register to further reduce the power consumption.

When the FMSTP bit is set to 1 (flash memory stops), the flash memory cannot be accessed. The FMSTP bit must be written by a program that has been transferred to the RAM.

When entering stop mode or wait mode with CPU rewrite mode disabled, the power supply for the flash memory is automatically turned off. It is turned on again when the MCU exits stop mode or wait mode. This eliminates the need to set the FMR0 register.

Figure 10.6 shows the Procedure for Reducing Power Consumption Using FMSTP Bit.





# 10.6.11 Low-Current-Consumption Read Mode

In low-speed clock and low-speed on-chip oscillator mode, the current consumption when reading the flash memory can be reduced by setting the FMR27 bit in the FMR2 register to 1 (low-current-consumption read mode enabled).

Low-current-consumption read mode can be used when the CPU clock is set to either of the following:

• The CPU clock is set to the low-speed on-chip oscillator clock divided by 4, 8, or 16.


• The CPU clock is set to the XCIN clock divided by 1 (no division), 2, 4, or 8.

However, do not use low-current-consumption read mode when the frequency of the selected CPU clock is 3 kHz or below.

After setting the division ratio of the CPU clock, set the FMR27 bit to 1.

When entering wait mode or stop mode, set the FMR27 bit to 0 (low-current-consumption read mode disabled) before entering. Do not enter wait mode or stop mode while the FMR27 bit is 1.

Figure 10.7 shows the Procedure for Using Flash Memory Low-Current-Consumption Read Mode.



#### Figure 10.7 Procedure for Using Flash Memory Low-Current-Consumption Read Mode

RENESAS

# 10.7 Notes on Power Control

### 10.7.1 Stop Mode

To enter stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before setting the CM10 bit in the CM1 register to 1 (stop mode). The 4 bytes of instruction data following the instruction that sets the CM10 bit to 1 (stop mode) are prefetched from the instruction queue and then the program stops. Insert at least four NOP instructions following the JMP.B instruction immediately after the instruction that sets the CM10 bit to 1.

• Program example for entering stop mode

BCLR	1, FMR0	; CPU rewrite mode disabled
BSET	0, PRCR	; Protection disabled
FSET	Ι	; Interrupt enabled
BSET	0, CM1	; Stop mode
JMP.B	LABEL_001	
LABEL_001:		
NOP		
NOP		
NOP		
NOP		

### 10.7.2 Wait Mode

To enter wait mode by setting the CM30 bit in the CM3 register to 1, set the FMR01 bit to 0 (CPU rewrite mode disabled) before setting the CM30 bit to 1.

To enter wait mode with the WAIT instruction, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before executing the WAIT instruction. The 4 bytes of instruction data following the instruction that sets the CM30 bit to 1 (MCU enters wait mode) or the WAIT instruction are prefetched from the instruction queue and then the program stops. Insert at least four NOP instructions after the instruction that sets the CM30 bit to 1 (MCU enters wait mode) or the WAIT instruction.

• Program example for executing the WAIT instruction

0		
BCLR	1, FMR0	; CPU rewrite mode disabled
FSET	Ι	; Interrupt enabled
WAIT		; Wait mode
NOP		

• Program example for executing the instruction that sets the CM30 bit to 1

BCLR	1, FMR0	; CPU rewrite mode disabled
BSET	0, PRCR	; Writing to CM3 register enabled
FCLR	Ι	; Interrupt enabled
BSET	0, CM3	; Wait mode
NOP		
BCLR	0, PRCR	; Writing to CM3 register disabled
FSET	Ι	; Interrupt enabled

To perform DTC transfers using DTC activation by the TSCU function during wait mode, the following settings are required:

• Set the FMR11 bit in flash memory control register 1 = 1 (flash memory operation during wait mode enabled)

• Set the FMR27 bit in flash memory control register 2 = 1 (low-current-consumption read mode enabled)

• Set the SVC0 bit in the STBY VDC power register = 0 (transition to low-power-consumption mode disabled)



# 11. Interrupts

#### 11.1 **Overview**

Interrupts are classified as either non-maskable or maskable interrupts. These differ in whether or not the interrupt can be enabled or disabled by the interrupt enable flag (I flag) in the FLG register and in whether or not the interrupt priority level can be changed as listed in Table 11.1.

Table 11.1 Maskable/Non-Maska	able Interrupts
-------------------------------	-----------------

	Enabling or Disabling Interrupts by Interrupt Enable Flag (I Flag)	Changing Priority by Setting Interrupt Priority Level
Non-maskable interrupts	Not possible	Not possible
Maskable interrupts	Possible	Possible

#### 11.1.1 **Types of Interrupts**

Figure 11.1 shows the Types of Interrupts.




Figure 11.1 Types of Interrupts



# 11.1.2 Software Interrupts

A software interrupt is generated when an instruction is executed. Software interrupts are non-maskable.

# 11.1.2.1 Undefined Instruction Interrupt

An unidentified instruction interrupt is generated when the UND instruction is executed.

# 11.1.2.2 Overflow Interrupt

An overflow interrupt is generated when the O flag is 1 (arithmetic operation overflow) and the INTO instruction is executed. Instructions that change the O flag are as follows: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, and SUB.

# 11.1.2.3 BRK Interrupt

A BRK interrupt is generated when the BRK instruction is executed.

# 11.1.2.4 INT Instruction Interrupt

An INT instruction interrupt is generated when the INT instruction is executed. Software interrupt numbers the INT instruction can specify are 0 to 63. The number is assigned to each peripheral function interrupt. When the INT instruction is executed specifying the number, the peripheral function interrupt with the same number can be executed.

For software interrupt numbers 0 to 31, the U flag in the FLG register is saved on the stack during instruction execution, and the U flag is set to 0 (ISP selected) before the interrupt sequence is executed. The U flag is restored from the stack when the MCU returns from the interrupt routine. For software interrupt numbers 32 to 63, the U flag does not change state during instruction execution, and the selected SP is used.

# 11.1.3 Special Interrupts

Special interrupts are non-maskable.

# 11.1.3.1 Watchdog Timer Interrupt

This interrupt is generated by the watchdog timer. For details on the watchdog timer, refer to **8. Watchdog Timer**.

# 11.1.3.2 Oscillation Stop Detection Interrupt

This interrupt is generated by the oscillation stop detection function. For details on the oscillation stop detection function, refer to **9. Clock Generation Circuit**.

# 11.1.3.3 Voltage Monitor 1 Interrupt

This interrupt is generated by the voltage detection circuit. A non-maskable or maskable interrupt can be selected by IRQ1SEL bit in the CMPA register.

For details on the voltage detection circuit, refer to 7. Voltage Detection Circuit.

# 11.1.3.4 Voltage Monitor 2 Interrupt

This interrupt is generated by the voltage detection circuit. A non-maskable or maskable interrupt can be selected by IRQ2SEL bit in the CMPA register.

For details on the voltage detection circuit, refer to 7. Voltage Detection Circuit.

# 11.1.3.5 Single-Step Interrupt, Address Break Interrupt

Do not use these interrupts. They are provided exclusively for use in development tools.



# 11.1.3.6 Address Match Interrupt

When either the AIEN00 bit in the AIEN0 register or the AIEN10 bit in the AIEN1 register is 1 (address match interrupt enabled), an address match interrupt is generated immediately before executing the instruction that is stored at an address indicated by the corresponding AIADR0j or AIADR1j register (j = L or H). For details on the address match interrupt, refer to **11.7 Address Match Interrupt**.

# 11.1.3.7 Peripheral Function Interrupts

A peripheral function interrupt is generated by a peripheral function in the MCU. Peripheral function interrupts are maskable. For the interrupt sources for the corresponding peripheral function interrupt, refer to the interrupts and the vector table addresses listed in **Tables 11.4** and **11.5 Relocatable Vector Table**. For details on the peripheral functions, refer to the descriptions of individual peripheral functions.



# 11.2 Registers

Table 11.2 lists the Register Configuration for Interrupts.

Register Name	Symbol	After Reset	Address	Access Size
Interrupt Control Register	FMRDYIC	00h	00041h	8
Interrupt Control Register	INT4IC	00h	00046h	8
Interrupt Control Register	TRCIC_0	00h	00047h	8
Interrupt Control Register	TRE2IC	00h	0004Ah	8
Interrupt Control Register	U2TIC	00h	0004Bh	8
Interrupt Control Register	U2RIC	00h	0004Ch	8
Interrupt Control Register	KUPIC	00h	0004Dh	8
Interrupt Control Register	ADIC	00h	0004Eh	8
Interrupt Control Register	SSUIC_0/IICIC_0	00h	0004Fh	8
Interrupt Control Register	U0TIC_0	00h	00051h	8
Interrupt Control Register	U0RIC_0	00h	00052h	8
Interrupt Control Register	U0TIC_1	00h	00053h	8
Interrupt Control Register	U0RIC_1	00h	00054h	8
Interrupt Control Register	INT2IC	00h	00055h	8
Interrupt Control Register	TRJIC_0	00h	00056h	8
Interrupt Control Register	TRB2IC_0	00h	00058h	8
Interrupt Control Register	INT1IC	00h	00059h	8
Interrupt Control Register	INT3IC	00h	0005Ah	8
Interrupt Control Register	INTOIC	00h	0005Dh	8
Interrupt Control Register	U2BCNIC	00h	0005Eh	8
Interrupt Control Register	VCMP1IC	00h	00072h	8
Interrupt Control Register	VCMP2IC	00h	00073h	8
Interrupt Control Register	TSCUIC	00h	00075h	8
External Input Enable Register 0	INTEN	00h	00230h	8
External Input Enable Register 1	INTEN1	00h	00231h	8
INT Input Filter Select Register 0	INTF	00h	00232h	8
INT Input Filter Select Register 1	INTF1	00h	00233h	8
INT Input Polarity Switch Register	INTPOL	00h	00234h	8
Key Input Interrupt Enable Register	KIEN	00h	00236h	8
Address Match Interrupt Address 0L Register	AIADR0L	XXXXh	00260h	16
Address Match Interrupt Address 0H Register	AIADR0H	0000XXXXb	00262h	8
Address Match Interrupt Enable 0 Register	AIEN0	00h	00263h	8
Address Match Interrupt Address 1L Register	AIADR1L	XXXXh	00264h	16
Address Match Interrupt Address 1H Register	AIADR1H	0000XXXXb	00266h	8
Address Match Interrupt Enable 1 Register	AIEN1	00h	00267h	8
INT Interrupt Input Pin Select Register 0	INTSR0	00h	002B6h	8



# 11.2.1 Interrupt Control Register (FMRDYIC, INT4IC,TRCIC\_0, TRE2IC, U2TIC, U2RIC, KUPIC, ADIC, SSUIC\_0/IICIC\_0, U0TIC\_0, U0RIC\_0, U0TIC\_1, U0RIC\_1, INT2IC, TRJIC\_0, TRB2IC\_0, INT1IC, INT3IC, INT0IC, U2BCNIC, VCMP1IC, VCMP2IC, TSCUIC)

Address 00041h (FMRDYIC), 00046h (INT4IC), 00047h (TRCIC\_0), 0004Ah (TRE2IC), 0004Bh (U2TIC), 0004Ch (U2RIC), 0004Dh (KUPIC), 0004Eh (ADIC), 0004Fh (SSUIC\_0/IICIC\_0), 00051h (U0TIC\_0), 00052h (U0RIC\_0), 00053h (U0TIC\_1), 00054h (U0RIC\_1), 00055h (INT2IC), 00056h (TRJIC\_0), 00058h (TRB2IC\_0), 00059h (INT1IC), 0005Ah (INT3IC), 0005Dh (INT0IC), 0005Eh (U2BCNIC), 00072h (VCMP1IC), 00073h (VCMP2IC), 00075h (TSCUIC)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	—	—	_	—	IR	ILVL2	ILVL1	ILVL0	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0 b1	ILVL0 ILVL1	Interrupt priority level select bits	0 0 0: Level 0 (interrupt disabled)	R/W R/W
b1 b2	ILVL2		0 0 1: Level 1 0 1 0: Level 2 0 1 1: Level 3 1 0 0: Level 4 1 0 1: Level 5 1 1 0: Level 6 1 1 1: Level 7	R/W
b3	IR	Interrupt request bit	0: No interrupt requested 1: Interrupt requested	R/W (1)
b4	—	Nothing is assigned. The write value must be (	). The read value is 0.	—
b5	—			
b6	—			
b7	—			

Note:

1. Only 0 can be written to the IR bit. (Do not write 1 to this bit.)

Rewrite the interrupt control register when an interrupt request corresponding to the register is not generated. Refer to **11.9.5 Rewriting Interrupt Control Register**.



# 11.2.2 External Input Enable Register 0 (INTEN)

Address 00230h										
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol	INT3PL	INT3EN	INT2PL	INT2EN	INT1PL	INT1EN	INT0PL	INT0EN		
After Reset	0	0	0	0	0	0	0	0		

Bit	Symbol	Bit Name	Function	R/W
b0	INT0EN	INTO input enable bit	0: Disabled 1: Enabled	R/W
b1	INT0PL	INT0 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b2	INT1EN	INT1 input enable bit	0: Disabled 1: Enabled	R/W
b3	INT1PL	INT1 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b4	INT2EN	INT2 input enable bit	0: Disabled 1: Enabled	R/W
b5	INT2PL	INT2 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b6	INT3EN	INT3 input enable bit	0: Disabled 1: Enabled	R/W
b7	INT3PL	INT3 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W

Notes:

1. To set the INTiPL bit (i = 0 to 3) to 1 (both edges), set the INTiPOL bit in the INTPOL register to 0 (falling edge selected).

2. The IR bit in the INTIC register may be set to 1 (interrupt requested) if the INTEN register is rewritten. Refer to **11.9.4 Changing Interrupt Sources**.



R/W R/W

R/W

R/W

# 11.2.3 External Input Enable Register 1 (INTEN1)

Ado	dress 0	0231h								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Sy	mbol	_	_					INT4PL	INT4EN	
After F	Reset	0	0	0	0	0	0	0	0	
Bit	Symb	ol	B	lit Name				Function		
b0	INT4E		4 input enat	ole hit		0: Disab	led			
			i input onus			1: Enabl	led			
b1	INT4F	<sup>PL</sup> INT	4 input pola	rity select b	oit (1, 2)	0: One e 1: Both e	•			

b7 Notes:

b2

b3

b4

b5 b6 \_\_\_

\_\_\_\_

\_\_\_\_

1. To set the INT4PL bit to 1 (both edges), set the INT4POL bit in the INTPOL register to 0 (falling edge selected).

Set to 0.

2. The IR bit in the INT4IC register may be set to 1 (interrupt requested) if the INTEN1 register is rewritten.

Refer to 11.9.4 Changing Interrupt Sources.

Reserved



# 11.2.4 INT Input Filter Select Register 0 (INTF)

Ado	dress	0023	82h									
	Bit	b	07	b6	b5	b4	b3	b2	b1	b0		
Sy	mbol	INT	3F1	INT3F0	INT2F1	INT2F0	INT1F1	INT1F0	INT0F1	INT0F0		
After F	Reset		0	0	0	0	0	0	0	0		
Bit	Sym	bol		В	it Name				Function		1	R/W
b0	INTO	)F0		input filter	select hits		b1 b0	<i>e</i>			1	R/W
b1	INTO	)F1		input intoi	001001 0110		0 0: No		l, sampling	ot f1	1	R/W
									l, sampling			
									l, sampling			
b2	INT1	F0	INT1	input filter	solact hits		b3 b2	<i>a</i>				R/W
b3	INT1	F1		input inter	361601 0113		0 0: No		Loompling	at f1	I	R/W
									l, sampling I, sampling			
									l, sampling			
b4	INT2	2F0	INT2	input filter	select hits		b5 b4	<i>a</i>			1	R/W
b5	INT2	2F1		input inter	501001 5115		0 0: No		Loompling	ot f1	1	R/W
									l, sampling I, sampling			
									l, sampling			
b6	INT3	BF0	INT3	input filter	select hits		b7 b6				1	R/W
b7	INT3	3F1	11113	input inter	Select Dits		0 0: No		Loompling	ot f1	1	R/W
									l, sampling I, sampling			
									l, sampling			

# 11.2.5 INT Input Filter Select Register 1 (INTF1)

Address	00233h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	—	—	—	—	—	—	INT4F1	INT4F0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	INT4F0	INT4 input filter select bits	<sup>b1 b0</sup> 0 0: No filter	R/W
b1	INT4F1		<ul> <li>0 1: Filter enabled, sampling at f1</li> <li>1 0: Filter enabled, sampling at f8</li> <li>1 1: Filter enabled, sampling at f32</li> </ul>	R/W
b2	—	Reserved	Set to 0.	R/W
b3	—			
b4	—			
b5	_			
b6	—			
b7	—			



# 11.2.6 INT Input Polarity Switch Register (INTPOL)

Ade	dress (	00234	h								
	Bit	b7	•	b6	b5	b4	b3	b2	b1	b0	
Sy	/mbol		-	—	—	INT4POL	INT3POL	INT2POL	INT1POL	INT0POL	
After F	Reset	0		0	0	0	0	0	0	0	
							1				 
Bit	Sym	lod		E	Bit Name				Function		R/W
b0	INT0	POL	INT	0 polarity s	witch bit		0: Falling	• •			R/W
b1	INT1	POL	INT	1 polarity s	witch bit		1: Rising	g edge <sup>(2)</sup>			R/W
b2	INT2	POL	INT	2 polarity s	witch bit		1				R/W
b3	INT3	POL	INT:	3 polarity s	witch bit		1				R/W
b4	INT4	POL	INT4	4 polarity s	witch bit		1				R/W
b5	_	-	Res	erved			Set to 0.				R/W
b6	_	-									
b7		_									

Notes:

1. Changing the INTiPOL bit (i = 0 to 4) may set the IRKI bit in the INTiIC register to 1 (interrupt requested). Refer to **11.9.4 Changing Interrupt Sources**.

2. If the INTIPL bit in registers INTEN and INTEN1 is set to 1 (both edges), set the INTIPOL bit to 0 (falling edge selected).

# 11.2.7 Key Input Interrupt Enable Register (KIEN)


Address	Address 00236h											
Bit	b7	b6	b5	b4	b3	b2	b1	b0				
Symbol	KI3PL	KI3EN	KI2PL	KI2EN	KI1PL	KI1EN	KI0PL	KI0EN				
After Reset	0	0	0	0	0	0	0	0				

Bit	Symbol	Bit Name	Function	R/W
b0	KI0EN	KI0 input enable bit	0: Disabled 1: Enabled	R/W
b1	KI0PL	KI0 input polarity select bit	0: Falling edge 1: Rising edge	R/W
b2	KI1EN	KI1 input enable bit	0: Disabled 1: Enabled	R/W
b3	KI1PL	KI1 input polarity select bit	0: Falling edge 1: Rising edge	R/W
b4	KI2EN	KI2 input enable bit	0: Disabled 1: Enabled	R/W
b5	KI2PL	KI2 input polarity select bit	0: Falling edge 1: Rising edge	R/W
b6	KI3EN	KI3 input enable bit	0: Disabled 1: Enabled	R/W
b7	KI3PL	KI3 input polarity select bit	0: Falling edge 1: Rising edge	R/W

The IR bit in the KUPIC register may be set to 1 (interrupt requested) if the KIEN register is rewritten. Refer to **11.9.4 Changing Interrupt Sources**.




# 11.2.8 Address Match Interrupt Address ij Register (AIADRij) (i = 0 or 1, j = L or H)



Bit	Symbol	Function	Settable Value	R/W
b19 to b0		Target PC value: 20 bits	00000h to FFFFFh	R/W
b20		Nothing is assigned. The write value must be 0. The read value	is 0.	—
b21				
b22	—			
b23	_			

## 11.2.9 Address Match Interrupt Enable i Register (AIENi) (i = 0 or 1)



Bit	Symbol	Bit Name	Function	R/W
b0	AIENi0	Address match interrupt enable bit	0: Disabled	R/W
			1: Enabled	
b1	_	Nothing is assigned. The write value must be (	). The read value is 0.	—
b2	—			
b3	—			
b4	_			
b5	—			
b6	_			
b7	_			



# 11.2.10 INT Interrupt Input Pin Select Register 0 (INTSR0)

Address 002B6h									
	Bit b7	7 b6	b5	b4	b3	b2	b1	b0	
Sy	mbol INT38/	SEL1 INT3SEL0	INT2SEL1	INT2SEL0	INT1SEL2	INT1SEL1	INT1SEL0	—	
After I	Reset 0	0	0	0	0	0	0	0	
Bit	Symbol		Bit Name		T		unction		R/W
	Symbol								R/ VV
b0		Nothing is assig	gned. The v	vrite value n	nust be 0. Tl	he read valu	ie is 0.		
b1	INT1SEL0	INT1 pin select	bits		b3 b2 b1	_7 assigne	Ч		R/W
b2	INT1SEL1					_7 assigned			R/W
b3	INT1SEL2					2_0 assigne			R/W
					0 1 1: Do	•			
					1 0 0: P3	3_2 assigne	d		
					Other than	the above:	Do not set.		
b4	INT2SEL0	INT2 pin select	bits			coolanod			R/W
b5	INT2SEL1				0 0: P6_6	0			R/W
					0 1: P3_2	the above:	Do not cot		
						the above.	Do not set.		
b6	INT3SEL0	INT3 pin select	bits		b7 b6	assigned			R/W
b7	INT3SEL1				0 1: Do n	•			R/W
						assigned			
					1 1: Do n	U			
					1 1: Do n	ot set.			

The INTSR0 register is used to select which pin is assigned to  $\overline{\text{INTi}}$  (i = 1 to 3) input. To use  $\overline{\text{INTi}}$ , set this register.

Set the INTSR0 register before setting the registers associated with INTi. Also, do not change the set value of this register during INTi operation.

INT0 is assigned to P4\_5 regardless of the INTSR0 register.



# **11.3** Interrupts and Interrupt Vectors

There are 4 bytes in each vector. Store the start address of an interrupt routine in each interrupt vector. When an interrupt request is acknowledged, the CPU branches to the address set in the corresponding interrupt vector. Figure 11.2 shows an Interrupt Vector.



#### Figure 11.2 Interrupt Vector

## 11.3.1 Fixed Vector Table

The fixed vector table is allocated at addresses 0FFDCh to 0FFFFh. Table 11.3 lists the Fixed Vector Table. The vector addresses (H) of the fixed vectors are used by the ID code check function. Refer to **26.4 Functions to Prevent Flash Memory from being Rewritten** for details.

Interrupt Source	Vector Addresses Address (L) to (H)	Remarks	Reference
Undefined instruction	0FFDCh to 0FFDFh	Interrupt with UND instruction	R8C/5x Series User's manual: Software
Overflow	0FFE0h to 0FFE3h	Interrupt with INTO instruction	
BRK instruction	0FFE4h to 0FFE7h	If the content of address OFFE6h is FFh, program execution starts from the address shown by the vector in the relocatable vector table.	
Address match	0FFE8h to 0FFEBh		11.7 Address Match Interrupt
Single step <sup>(1)</sup>	0FFECh to 0FFEFh		
Watchdog timer, Oscillation stop detection, Voltage monitor 1 <sup>(2)</sup> , Voltage monitor 2 <sup>(2)</sup>	0FFF0h to 0FFF3h		<ol> <li>8. Watchdog Timer,</li> <li>9. Clock Generation</li> <li>Circuit,</li> <li>7. Voltage Detection</li> <li>Circuit</li> </ol>
Address break <sup>(1)</sup>	0FFF4h to 0FFF7h		
(Reserved)	0FFF8h to 0FFFBh		
Reset	0FFFCh to 0FFFFh		6. Resets

#### Table 11.3Fixed Vector Table

Notes:

1. Do not use this interrupt. It is provided exclusively for use in development tools.

2. For the voltage monitor 1 or voltage monitor 2 interrupt, non-maskable or maskable can be selected by the IRQ1SEL or IRQ2SEL bit in the CMPA register.



# 11.3.2 Relocatable Vector Table

The relocatable vector table occupies 256 bytes beginning from the start address set in the INTB register. Tables 11.4 and 11.5 list the Relocatable Vector Table.

	.,			
	Vector Addresses <sup>(1)</sup>	Software	Interrupt	
Interrupt Source	Address (L) to Address (H)	Interrupt Number	Control Register	Reference
BRK instruction <sup>(2)</sup>	+0 to +3 (00000h to 00003h)		Register	R8C/5x Series
DRK Instruction (2)		0	—	User's manual: Software
Flash memory	+4 to +7 (00004h to 00007h)	1	FMRDYIC	26. Flash Memory
— (Reserved)	+8 to +11 (00008h to 00007Bh)	2	_	—
- (Reserved)	+12 to +15 (0000Ch to 0000Fh)	3	_	
- (Reserved)	+16 to +19 (00010h to 00013h)	4	_	-
- (Reserved)	+20 to +23 (00014h to 00017h)	5	_	
INT4	+24 to +27 (00018h to 0001Bh)	6	INT4IC	11.5 INT Interrupt
Timer RC_0	+28 to +31 (0001Ch to 0001Fh)	7	TRCIC_0	17. Timer RC
— (Reserved)	+32 to +35 (00020h to 00023h)	8	_	_
— (Reserved)	+36 to +39 (00024h to 00027h)	9		
Timer RE2	+40 to +43 (00028h to 0002Bh)	10	TRE2IC	18. Timer RE2
UART2 transmit/NACK2	+44 to +47 (0002Ch to 0002Fh)	11	U2TIC	20. Serial Interface
UART2 receive/ACK2	+48 to +51 (00030h to 00033h)	12	U2RIC	(UART2)
Key input	+52 to +55 (00034h to 00037h)	13	KUPIC	11.6 Key Input Interrupt
A/D conversion	+56 to +59 (00038h to 0003Bh)	14	ADIC	23. A/D Converter
Synchronous serial	+60 to +63 (0003Ch to 0003Fh)	15	SSUIC_0/	21. Clock Synchronous
communication unit/	,	_	IICIC_0	Serial Interface
I <sup>2</sup> C bus interface				
- (Reserved)	+64 to +67 (00040h to 00043h)	16	_	—
UART0_0 transmit	+68 to +71 (00044h to 00047h)	17	U0TIC_0	19. Serial Interface
UART0_0 receive	+72 to +75 (00048h to 0004Bh)	18	U0RIC_0	(UART0)
UART0_1 transmit	+76 to +79 (0004Ch to 0004Fh)	19	U0TIC_1	
UART0_1 receive	+80 to +83 (00050h to 00053h)	20	U0RIC_1	
INT2	+84 to +87 (00054h to 00057h)	21	INT2IC	11.5 INT Interrupt
Timer RJ_0	+88 to +91 (00058h to 0005Bh)	22	TRJIC_0	15. Timer RJ
- (Reserved)	+92 to +95 (0005Ch to 0005Fh)	23	_	—
Timer RB2_0	+96 to +99 (00060h to 00063h)	24	TRB2IC_0	16. Timer RB2
INT1 (multiplexed with	+100 to +103 (00064h to 00067h)	25	INT1IC	11.5 INT Interrupt
comparator B)				
INT3 (multiplexed with	+104 to +107 (00068h to	26	INT3IC	
comparator B)	0006Bh)			
— (Reserved)	+108 to +111 (0006Ch to 0006Fh)	27		—
— (Reserved)	+112 to +115 (00070h to 00073h)	28	_	1
INTO	+116 to +119 (00074h to 00077h)	29	INT0IC	11.5 INT Interrupt
UART2 bus collision detection	+120 to +123 (00078h to 0007Bh)	30	U2BCNIC	20. Serial Interface (UART2)
— (Reserved)	+124 to +127 (0007Ch to 0007Fh)	31	_	

Table 11.4	Relocatable	Vector	Table (	(1)	)
	I to i o o a ta bi o				,

Notes:

1. These addresses are relative to that indicated by the INTB register.

2. These interrupts are not disabled by the I flag.



Interrupt Source	Vector Addresses <sup>(1)</sup> Address (L) to Address (H)	Software Interrupt Number	Interrupt Control Register	Reference
Software <sup>(2)</sup>	+128 to +131 (00080h to 00083h) to +164 to +167 (000A4h to 000A7h)	32 to 41		R8C/5x Series User's manual: Software
— (Reserved)	+168 to +171 (000A8h to 000ABh)	42	_	—
— (Reserved)	+172 to +175 (000ACh to 000AFh)	43	_	
- (Reserved)	+176 to +179 (000B0h to 000B3h)	44	_	
— (Reserved)	+180 to +183 (000B4h to 000B7h)	45	_	
- (Reserved)	+184 to +187 (000B8h to 000BBh)	46	_	
- (Reserved)	+188 to +191 (000BCh to 000BFh)	47	_	
- (Reserved)	+192 to +195 (000C0h to 000C3h)	48	_	
- (Reserved)	+196 to +199 (000C4h to 000C7h)	49	_	
Voltage monitor 1 (3)	+200 to +203 (000C8h to 000CBh)	50	VCMP1IC	7. Voltage Detection Circuit
Voltage monitor 2 (3)	+204 to +207 (000CCh to 000CFh)	51	VCMP2IC	
— (Reserved)	+208 to +211 (000D0h to 000D3h)	52	_	—
TSCU	+212 to +215 (000D4h to 000D7h)	53	TSCUIC	25. Touch Sensor Control Unit
— (Reserved)	+216 to +219 (000D8h to 000DBh)	54 to 56	_	—
	to +224 to +227 (000E0h to 000E3h)			
— (Reserved)	+228 to +231 (000E4h to 000E7h)	57		
— (Reserved)	+232 to +235 (000E8h to 000EBh)	58	—	
- (Reserved)	+236 to +239 (000ECh to 000EFh)	59		
— (Reserved)	+240 to +243 (000F0h to 000F3h)	60		
- (Reserved)	+244 to +247 (000F4h to 000F7h)	61	—	
— (Reserved)	+248 to +251 (000F8h to 000FBh)	62	_	
— (Reserved)	+252 to +255 (000FCh to 000FFh)	63	—	

 Table 11.5
 Relocatable Vector Table (2)

Notes:

1. These addresses are relative to that indicated by the INTB register.

2. These interrupts are not disabled by the I flag.

3. For the voltage monitor 1 or voltage monitor 2 interrupt, non-maskable or maskable can be selected by the IRQ1SEL or IRQ2SEL bit in the CMPA register.



## 11.4 Interrupt Control

The following describes enabling and disabling maskable interrupts and setting the priority for acknowledgement. This description does not apply to non-maskable interrupts.

Use the I flag in the FLG register, IPL, and bits ILVL2 to ILVL0 in the corresponding interrupt control register to enable or disable a maskable interrupt. Whether an interrupt is requested or not is indicated by the IR bit in the corresponding interrupt control register.

# 11.4.1 I Flag

The I flag enables or disables maskable interrupts. Setting the I flag to 1 (enabled) enables maskable interrupts. Setting the I flag to 0 (disabled) disables all maskable interrupts.

# 11.4.2 IR Bit

The IR bit is set to 1 (interrupt requested) when an interrupt request is generated. After the interrupt request is acknowledged and the CPU branches to the corresponding interrupt vector, the IR bit is set to 0 (no interrupt requested).

The IR bit can be set to 0 by a program. Do not write 1 to this bit.

However, the IR bit operations of the timer RC interrupt, the timer RE2 interrupt, the synchronous serial communication unit/I<sup>2</sup>C bus interface interrupt, and the flash memory interrupt are different. Refer to **11.8** Timer RC Interrupt, Timer RE2 Interrupt, Synchronous Serial Communication Unit/I<sup>2</sup>C bus Interface, and Flash Memory Interrupt (Interrupts with Multiple Interrupt Request Sources).

# 11.4.3 Bits ILVL2 to ILVL0, IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 11.6 lists the Interrupt Priority Level Settings. Table 11.7 lists the Interrupt Priority Levels Enabled by IPL.

The following are the conditions when an interrupt is acknowledged:

- I flag = 1
- IR bit = 1
- Interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0, and IPL are independent of each other. They do not affect one another.

Bits ILVL2 to ILVL0	Interrupt Priority Level	Priority
000b	Level 0 (interrupt disabled)	_
001b	Level 1	Low
010b	Level 2	
011b	Level 3	
100b	Level 4	
101b	Level 5	$\perp$
110b	Level 6	
111b	Level 7	High

Table 11.6	Interrupt Priority Level Settings	
------------	-----------------------------------	--

Table 11.7	Interrupt Priority Levels Enabled by
	IPL

	-
IPL	Enabled Interrupt Priority Level
000b	Interrupt level 1 and above
001b	Interrupt level 2 and above
010b	Interrupt level 3 and above
011b	Interrupt level 4 and above
100b	Interrupt level 5 and above
101b	Interrupt level 6 and above
110b	Interrupt level 7 and above
111b	All maskable interrupts are disabled



# 11.4.4 Interrupt Sequence

The following describes the interrupt sequence performed from when an interrupt request is acknowledged until the interrupt routine is executed.

When an interrupt request is generated while an instruction is being executed, the CPU determines its interrupt priority level after the instruction has completed. The CPU starts the interrupt sequence from the following cycle. However, for the SMOVB, SMOVF, SSTR, and RMPA instructions, if an interrupt request is generated while the instruction is being executed, the MCU suspends the instruction to start the interrupt sequence. The interrupt sequence is performed as described below.

Figure 11.3 shows the Time Required for Executing Interrupt Sequence.

- (1) The CPU obtains interrupt information (interrupt number and interrupt request level) by reading address 00000h. Then, the corresponding bit for the interrupt is set to 0 (no interrupt requested).<sup>(1)</sup>
- (2) The FLG register is saved to a temporary register <sup>(2)</sup> in the CPU immediately before the interrupt sequence is entered.
- (3) The I, D, and U flags in the FLG register are set as follows: The I flag is 0 (interrupt disabled) The D flag is 0 (single-step interrupt disabled) The U flag is set to 0 (ISP selected). However, the U flag does not change if an INT instruction for software interrupts numbered 32 to 63 is executed.
- (4) The CPU internal temporary register  $^{(2)}$  is saved on the stack.
- (5) The PC is saved on the stack.
- (6) The interrupt priority level of the acknowledged interrupt is set in the IPL.
- (7) The start address of the interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, instructions are executed from the start address of the interrupt routine.

#### Notes:

- 1. Refer to **11.8 Timer RC Interrupt, Timer RE2 Interrupt, Synchronous Serial Communication Unit/I<sup>2</sup>C bus Interface, and Flash Memory Interrupt (Interrupts with Multiple Interrupt Request Sources)** for the IR bit operations of the timer RC interrupt, timer RE2 interrupt, synchronous serial communication unit/I<sup>2</sup>C bus interface interrupt, and flash memory interrupt.
- 2. Temporary registers cannot be used by the user.





Figure 11.3 Time Required for Executing Interrupt Sequence



# 11.4.5 Interrupt Response Time

Figure 11.4 shows the Interrupt Response Time. The interrupt response time is the period from when an interrupt request is generated until the first instruction in the interrupt routine is executed. This time consists of two periods: the first period ranges from when an interrupt request is generated until the currently executing instruction is completed ((a) in Figure 11.4) and the second from when an interrupt request is acknowledged until the interrupt sequence is executed (20 cycles (b)).





# 11.4.6 IPL Change when Interrupt Request is Acknowledged

When a maskable interrupt request is acknowledged, the interrupt priority level of the acknowledged interrupt is set in the IPL.

For a software interrupt or special interrupt request, the level listed in Table 11.8 is set in the IPL. Table 11.8 lists the IPL Value when Software or Special Interrupt is Acknowledged.

#### Table 11.8 IPL Value when Software or Special Interrupt is Acknowledged

Interrupt Source without Interrupt Priority Level	Value Set in IPL
Watchdog timer, oscillation stop detection, voltage monitor 1, voltage monitor 2, address break	7
Software, address match, single-step	Not changed



# 11.4.7 Saving Registers

In the interrupt sequence, the FLG register and PC are saved on the stack.

After a total of 16 bits: higher 4 bits in the PC, higher 4 (IPL) and lower 8 bits in the FLG register, are saved on the stack, the lower 16 bits in the PC are saved.

Figure 11.5 shows the Stack State Before and After Interrupt Request is Acknowledged.

Any other necessary registers should be saved at the beginning of the interrupt routine. The PUSHM instruction can save all registers <sup>(1)</sup> other than the SP with a single instruction.

#### Note:

1. Selected from registers R0, R1, R2, R3, A0, A1, SB, and FB.





Figure 11.5 Stack State Before and After Interrupt Request is Acknowledged



The register saving operation in the interrupt sequence uses four operations, each one of which saves 8 bits. Figure 11.6 shows the Register Saving Operation.







# 11.4.8 Returning from Interrupt Routine

When the REIT instruction is executed at the end of an interrupt routine, the FLG register and PC, which have been saved on the stack, are restored. Then, the processing before acknowledgement of the interrupt request starts again.

The registers saved by a program in the interrupt routine should be restored using the POPM or similar instruction before executing the REIT instruction.

# 11.4.9 Interrupt Priority

If two or more interrupt requests are generated while a single instruction is being executed, the interrupt with the higher priority is acknowledged.

Any maskable interrupt (peripheral function) priority level can be selected by bits ILVL0 to ILVL2. However, if two or more maskable interrupts have the same priority level, the interrupt with higher priority given by hardware is acknowledged.

The priority of special interrupts such as the watchdog timer interrupt is set by hardware.

Figure 11.7 shows the Hardware Interrupt Priority.

Software interrupts are not affected by the interrupt priority. If a software interrupt instruction is executed, the MCU will execute the corresponding interrupt routine.





Figure 11.7 Hardware Interrupt Priority



# 11.4.10 Interrupt Priority Level Selection Circuit

The interrupt priority level selection circuit is used to select the highest priority interrupt. Figure 11.8 shows the Interrupt Priority Level Selection Circuit.





#### **INT** Interrupt 11.5

#### INTi Interrupt (i = 0 to 4) 11.5.1

The INTi interrupt is generated by an INTi input. To use the INTi interrupt, set the INTiEN bit in the INTEN or INTEN1 register to 1 (enabled). The edge polarity can be selected by the INTIPL bit in the INTEN register and the INTiPOL bit in the INTPOL register. The input pins used as the INT1 to INT4 input can be selected. Inputs can be passed through a digital filter with three different sampling clocks. The INTO pin is multiplexed with the pulse output forced cutoff input for timer RC and the external trigger input for timer RB2. The  $\overline{INT2}$ pin is multiplexed with the event input enabled for timer RJ. Table 11.9 lists the Pin Configuration for  $\overline{INTi}$  Interrupts (i = 0 to 4).

Pin Configuration for INTi Interrupts (i = 0 to 4) Pin Name I/O Function

## **Table 11.9**

TITINAME	1/0	T dhelion
INT0	Input	INT0 interrupt input
INT1	Input	INT1 interrupt input
INT2	Input	INT2 interrupt input
INT3	Input	INT3 interrupt input
INT4	Input	INT4 interrupt input



# 11.5.2 INTi Input Filter (i = 0 to 4)

The  $\overline{INTi}$  input includes a digital filter. The sampling clock can be selected by bits INTiF0 and INTiF1 in registers INTF and INTF1. The  $\overline{INTi}$  level is sampled every sampling clock cycle, and the corresponding IR bit in the INTiIC register is set to 1 (interrupt requested) when the sampled input level matches three times. Figure 11.9 shows the  $\overline{INTi}$  Input Filter Configuration and Figure 11.10 shows an Example of  $\overline{INTi}$  Input Filter Operation.




Figure 11.9 INTi Input Filter Configuration (i = 0 to 4)




Figure 11.10 Example of  $\overline{INTi}$  Input Filter Operation (i = 0 to 4)

### 11.6 Key Input Interrupt

A key input interrupt request is generated by one of the input edges on pins  $\overline{\text{KI0}}$  to  $\overline{\text{KI3}}$ . The key input interrupt is used as a key-on wake-up function to cancel wait mode or stop mode.

The KIiEN bit (i = 0 to 3) in the KIEN register is used to select whether the pins are used as the  $\overline{\text{KIi}}$  input. The KIiPL bit in the KIEN register can be used to select the input polarity.

When a low level is input to the  $\overline{\text{KIi}}$  pin, which sets the KIiPL bit to 0 (falling edge), inputs to the other pins  $\overline{\text{KI0}}$  to  $\overline{\text{KI3}}$  are not detected as interrupts. Likewise, when a high level is input to the  $\overline{\text{KIi}}$  pin, which sets the KIiPL bit to 1 (rising edge), inputs to the other pins  $\overline{\text{KI0}}$  to  $\overline{\text{KI3}}$  are not detected as interrupts.

Figure 11.11 shows the Key Input Interrupt Block Diagram (i = 0 to 3). Table 11.10 lists the Key Input Interrupt Pin Configuration.




Figure 11.11 Key Input Interrupt Block Diagram (i = 0 to 3)

Table 11.10 Key Input Interrupt Pin Configuration

Pin Name	I/O	Function
KI0	Input	KI0 interrupt input
KI1	Input	KI1 interrupt input
KI2	Input	KI2 interrupt input
KI3	Input	KI3 interrupt input



### 11.7 Address Match Interrupt

An address match interrupt request is generated immediately before execution of the instruction at the address indicated by the AIADRij register (i = 0 or 1, j = L or H). This interrupt is used as a break function for the debugger. When the on-chip debugger is used, do not set an address match interrupt (registers AIENi, AIADRij, and fixed vector table) in the user system.

Set the start address of any instruction in the AIADRij register. The AIENi0 bit in the AIENi register can be used to enable or disable the interrupt. The address match interrupt is not affected by the I flag in the FLG register and IPL. The PC value (refer to **11.4.7 Saving Registers**), which is saved on the stack when an address match interrupt request is acknowledged, will differ depending on the instruction at the address indicated by the AIADRij register. (The appropriate return address is not saved on the stack.) Therefore, when returning from the address match interrupt, use one of the following methods:

• Rewrite the contents of the stack and use the REIT instruction to return.

• Use an instruction such as POP to restore the stack to its previous state where the interrupt request was acknowledged. Then use a jump instruction to return.

Table 11.11 lists the PC Value Saved when Address Match Interrupt Request is Acknowledged. Table 11.12 lists the Correspondence between Address Match Interrupt Sources and Associated Registers.

 Table 11.11
 PC Value Saved when Address Match Interrupt Request is Acknowledged

Instruction at Address Indicated by AIADRij Register (i = 0 or 1, j = L or H)					PC Value Saved <sup>(1)</sup>		
Instruction	with 2-byte opera	tion code <sup>(2)</sup>				Address indicated by	
• Instruction	with 1-byte opera	tion code <sup>(2)</sup>				AIADRij register + 2	
ADD.B:S	#IMM8, dest	SUB.B:S	#IMM8, dest	AND.B:S	#IMM8,dest		
OR.B:S	#IMM8, dest	MOV.B:S	#IMM8, dest	STZ	#IMM8,dest		
STNZ	#IMM8, dest	STZX	#IMM81, #IMN	/I82,dest			
CMP.B:S	#IMM8, dest	PUSHM	src	POPM	dest		
JMPS	#IMM8	JSRS	#IMM8				
MOV.B:S #IMM, dest (however, dest = A0 or A1)							
Instructions other than above					Address indicated by		

Notes:

1. PC value saved: Refer to 11.4.7 Saving Registers.

2. Operation code: Refer to the R8C/5x Series User's manual: Software (R01US0007EJ).

**Chapter 4. Instruction Code/Number of Cycles** contains diagrams showing operation code below each syntax. Operation code is shown in the bold frame in the diagrams.

#### Table 11.12 Correspondence between Address Match Interrupt Sources and Associated Registers

Address Match Interrupt Source	Address Match Interrupt Enable Bit	Address Match Interrupt Register
Address match interrupt 0	AIEN00	AIADR0j
Address match interrupt 1	AIEN10	AIADR1j



### 11.8 Timer RC Interrupt, Timer RE2 Interrupt, Synchronous Serial Communication Unit/I<sup>2</sup>C bus Interface, and Flash Memory Interrupt (Interrupts with Multiple Interrupt Request Sources)

The timer RC, timer RE2, synchronous serial communication unit/I<sup>2</sup>C bus interface, and flash memory interrupts each have multiple interrupt request sources. An interrupt request is generated by the logical OR of several interrupt request sources and is reflected in the IR bit in the corresponding interrupt control register. Therefore, each of these peripheral functions has its own interrupt request source status register (status register) and interrupt request source enable register (enable register) to control the generation of interrupt requests (change of the IR bit in the interrupt control register). Table 11.13 lists the Registers Associated with Timer RC, Timer RE2, Synchronous Serial Communication Unit/I<sup>2</sup>C bus Interface, and Flash Memory Interrupts.

onity o bus interface, and riash memory interrupts				
Peripheral Function Name	Status Register of Interrupt Request Source	Enable Register of Interrupt Request Source	Interrupt Control Register	
Timer RC	TRCSR	TRCIER	TRCIC	
Timer RE2	TREIFR	TREIER	TRE2IC	
Synchronous serial communication unit/I <sup>2</sup> C bus interface	SISR_0	SIER_0	SSUIC_0/IICIC_0	
Flash memory	RDYSTI	RDYSTIE	FMRDYIC	
	BSYAEI	BSYAEIE		
		CMDERIE		

# Table 11.13 Registers Associated with Timer RC, Timer RE2, Synchronous Serial Communication Unit/I<sup>2</sup>C bus Interface, and Flash Memory Interrupts

As with other maskable interrupts, the timer RC, timer RE2, synchronous serial communication unit/I<sup>2</sup>C bus interface, and flash memory interrupts are controlled by the combination of the IR bit, bits ILVL0 to ILVL2, and IPL. However, since each interrupt source is generated by a combination of multiple interrupt request sources, the following differences from other maskable interrupts apply:

- When bits in the enable register are set to 1 and the corresponding bits in the status register are set to 1 (interrupt enabled), the IR bit in the interrupt control register is set to 1 (interrupt requested).
- When either bits in the status register or the corresponding bits in the enable register, or both are set to 0, the IR bit is set to 0 (no interrupt requested).

That is, even if the interrupt is not acknowledged after the IR bit is set to 1, the interrupt request will not be retained.

Also, if 0 is written to the IR bit, this bit is temporarily set to 0 (for five cycles of the CPU clock) and then set back to 1.

• Individual bits in the status register are not automatically set to 0 even if the interrupt is acknowledged.

The IR bit is also not automatically set to 0 when the interrupt is acknowledged.

Set individual bits in the status register to 0 in the interrupt routine. Refer to the status register figure for how to set individual bits in the status register to 0.

- When multiple bits in the enable register are set to 1 and other request sources are generated after the IR bit is set to 1, the IR bit remains 1.
- When multiple bits in the enable register are set to 1, use the status register to determine which request source causes an interrupt.

Refer to the chapters of the individual peripheral functions (17. Timer RC, 18. Timer RE2, 21. Clock Synchronous Serial Interface, and 26. Flash Memory) for the status register and enable register. For the interrupt control register, refer to 11.4 Interrupt Control.



# 11.9 Notes on Interrupts

## 11.9.1 Reading Address 00000h

Do not read address 00000h by a program. When an external interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from address 00000h in the interrupt sequence. At this time, the corresponding IR bit in the interrupt control register for the acknowledged interrupt is set to 0.

If a program is used to read address 00000h, the corresponding IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled, or an unexpected interrupt to be generated.

# 11.9.2 SP Setting

Set a value in the SP before any interrupt is acknowledged. The SP is 0000h after a reset. If an interrupt is acknowledged before setting a value in the SP, the program may run out of control.


# 11.9.3 External Interrupt, Key Input Interrupt

Signal input to pins  $\overline{\text{INT0}}$  to  $\overline{\text{INT4}}$  and pins  $\overline{\text{KI0}}$  to  $\overline{\text{KI3}}$  must meet either the low-level width or the high-level width requirements shown in External Interrupt  $\overline{\text{INT0}}$  to  $\overline{\text{INT4}}$  Input in the Electrical Characteristics, regardless of the CPU operating clock.



# 11.9.4 Changing Interrupt Sources

The IR bit in the interrupt control register may be set to 1 (interrupt requested) when the interrupt source is changed. To use an interrupt, set the IR bit to 0 (no interrupt requested) after changing interrupt sources. Changing interrupt sources as referred to here includes all factors that change the source, polarity, or timing of the interrupt assigned to a software interrupt number. Therefore, if a mode change of a peripheral function involves the source, polarity, or timing of an interrupt, set the IR bit to 0 (no interrupt requested) after making these changes. Refer to the descriptions of the individual peripheral functions for related interrupts. Figure 11.12 shows a Procedure Example for Changing Interrupt Sources.





### 11.9.5 Rewriting Interrupt Control Register

- (a) The contents of the interrupt control register can be rewritten only while no interrupt requests corresponding to that register are generated. If an interrupt request may be generated, disable the interrupt before rewriting the contents of the interrupt control register.
- (b) When rewriting the contents of the interrupt control register after disabling the interrupt, be careful to choose appropriate instructions

#### Changing any bit other than the IR bit

If an interrupt request corresponding to the register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), and the interrupt may be ignored. If this causes a problem, use one of the following instructions to rewrite the contents of the register: Applicable instructions...... AND, OR, BCLR, and BSET

#### Changing the IR bit

Depending on the instruction used, the IR bit may not be set to 0 (no interrupt requested). Use the MOV instruction to set the IR bit to 0.

(c) When using the I flag to disable an interrupt, set the I flag as shown in the sample programs below. (Refer to (b) regarding rewriting the contents of interrupt control registers using the sample programs.)

Examples 1 to 3 show how to prevent the I flag from being set to 1 (interrupt enabled) before the contents of the interrupt control register are rewritten due to effects of the internal bus and the instruction queue buffer.

# Example 1: Use the NOP instructions to pause the program until the interrupt control register is rewritten

INT_SWITC	CH1:	
FCLR	Ι	; Interrupt disabled
AND.B	#00H, 0056H	; Set the TRJIC_0 register to 00h
NOP		;
NOP		
FSET	Ι	; Interrupt enabled

# Example 2: Use a dummy read to delay the FSET instruction

INT\_SWITCH2:

FCLR	Ι	; Interrupt disabled
AND.B	#00H, 0056H	; Set the TRJIC_0 register to 00h
MOV.W	MEM, R0	; <u>Dummy read</u>
FSET	Ι	; Interrupt enabled

#### Example 3: Use the POPC instruction to change the I flag

INT SWITCH3:

·1_0 ··110		
PUSHC	FLG	
FCLR	Ι	; Interrupt disabled
AND.B	#00H, 0056H	; Set the TRJIC_0 register to 00h
POPC	FLG	; Interrupt enabled



# **12. Event Link Controller (ELC)**

The event link controller (ELC) mutually connects (links) events output from each peripheral function. By linking events, it becomes possible to coordinate operation between peripheral functions directly without going through the CPU.

## 12.1 Overview

The ELC has the following functions.

- Capable of directly linking event signals from 44 types of peripheral functions to specified peripheral functions
- Event signals can be used as activation sources for operating any one of 15 peripheral functions

Figure 12.1 shows the Event Link Controller Block Diagram (n = 0 to 4, 8, 9, 11 to 16).




Figure 12.1 Event Link Controller Block Diagram (n = 0 to 4, 8, 9, 11 to 16)



#### 12.2 Registers

Table 12.1 lists the ELC Register Configuration.

Table 12.1	ELC Register	Configuration
------------	--------------	---------------

Register Name	Symbol	After Reset	Address	Access Size
Event Output Destination Select Register 0	ELSELR0	00h	06A00h	8
Event Output Destination Select Register 1	ELSELR1	00h	06A01h	8
Event Output Destination Select Register 2	ELSELR2	00h	06A02h	8
Event Output Destination Select Register 3	ELSELR3	00h	06A03h	8
Event Output Destination Select Register 4	ELSELR4	00h	06A04h	8
Event Output Destination Select Register 8	ELSELR8	00h	06A08h	8
Event Output Destination Select Register 9	ELSELR9	00h	06A09h	8
Event Output Destination Select Register 11	ELSELR11	00h	06A0Bh	8
Event Output Destination Select Register 12	ELSELR12	00h	06A0Ch	8
Event Output Destination Select Register 13	ELSELR13	00h	06A0Dh	8
Event Output Destination Select Register 14	ELSELR14	00h	06A0Eh	8
Event Output Destination Select Register 15	ELSELR15	00h	06A0Fh	8
Event Output Destination Select Register 16	ELSELR16	00h	06A10h	8

#### 12.2.1 Event Output Destination Select Register n (ELSELRn) (n = 0 to 4, 8, 9, 11 to 16)

Address 06A00h (ELSELR0) to 06A04h (06A04h), 06A08h (ELSELR8), 06A09h (ELSELR9), 06A0Bh (ELSELR11) to 06A10h (ELSELR16) Bit b7 b6 b5 b4 b3 b2 b0 b1 Symbol ELSEL3 ELSEL2 ELSEL1 ELSEL0 After Reset 0 0 0 0 0 0 0 0 Bit Symbol Bit Name Function R/W ELSEL0 R/W b0 Event link select 0 bit b3 b2 b1 b0 0 0 0 0: Event link disabled b1 ELSEL1 Event link select 1 bit R/W 0001 to 1111: Select operation of peripheral ELSEL2 R/W b2 Event link select 2 bit function to link (1) ELSEL3 R/W b3 Event link select 3 bit Reserved b4 The read value is 0. R b5 b6

b7 Note: \_\_\_\_

1. Refer to Table 12.3 Correspondence between Values Set to ELSELRn (n = 0 to 4, 8, 9, 11 to 16) Registers and Operation of Link Destination Peripheral Functions at Reception.

An ELSELRn register links each event signal to an operation of an event-receiving peripheral function (link destination peripheral function) at reception.

Do not set multiple event inputs to the same event output destination (event reception side). The operation of the event-receiving peripheral function will become undefined, and event signals may not be received correctly. Set an ELSELRn register during a period when no event output peripheral functions are generating event signals.

Tables 12.2 lists the Correspondence between ELSELRn Registers and Peripheral Functions, and Table 12.3 lists the Correspondence between Values Set to ELSELRn (n = 0 to 4, 8, 9, 11 to 16) Registers and Operation of Link Destination Peripheral Functions at Reception.

Fully	cuons (1)	
Register Name	Event Generator (Output Origin of Event Input n)	Event Description
ELSELR0	External interrupt	INT0 input level
ELSELR1	External interrupt	INT1 input level/comparison result change
ELSELR2	External interrupt	INT2 input level
ELSELR3	External interrupt	INT3 input level/comparison result change
ELSELR4	External interrupt	INT4 input level
ELSELR8	External interrupt	Key input event
ELSELR9	Timer RJ_0	Timer RJ_0 underflow
ELSELR11	Timer RE2	Timer RE2 compare match
ELSELR12	Timer RB2_0	Timer RB2_0 underflow
ELSELR13	Timer RC_0	Timer RC_0 compare match A
ELSELR14	Timer RC_0	Timer RC_0 compare match B
ELSELR15	Timer RC_0	Timer RC_0 compare match C
ELSELR16	Timer RC_0	Timer RC_0 compare match D

# Table 12.2Correspondence between ELSELRn (n = 0 to 4, 8, 9, 11 to 16) Registers and Peripheral<br/>Functions (1)

# Table 12.3Correspondence between Values Set to ELSELRn (n = 0 to 4, 8, 9, 11 to 16) Registers<br/>and Operation of Link Destination Peripheral Functions at Reception

Bits ELSEL3 to ELSEL0 in ELSELRn Register	Link Destination Peripheral Function	Operation when Receiving Event
0001b	10-bit A/D converter	A/D conversion start trigger
0010b	Timer RJ_0	Event count operation
0011b <sup>(1)</sup>	—	_
0100b <sup>(1)</sup>	—	—
0101b <sup>(1)</sup>	—	—
0110b	Timer RB2_0	Count start trigger of programmable one-shot generation mode, count start trigger of programmable wait one-shot generation mode
0111b <sup>(1)</sup>	—	_
1000b	Timer RC_0	Input capture, external trigger of PWM2 mode
1001b	TSCU	Touch detection start trigger
1010b <sup>(1)</sup>	—	_
1011b <sup>(1)</sup>	—	—
1100b <sup>(1)</sup>	—	—
1101b <sup>(1)</sup>	—	—
1110b <sup>(1)</sup>	—	—
1111b <sup>(1)</sup>	—	_

Note:

1. Do not set any value.



# 12.3 Operation

The path for using an event signal generated by a peripheral function as an interrupt request to the interrupt control circuit is independent from the path for using it as an ELC event. Therefore, each event signal can be used as an event signal for operation of an event-receiving peripheral function, regardless of interrupt control.

In addition, event link operation can be performed without being influenced by the presence or absence of a CPU clock supply. However, the operating clock of a peripheral function needs to be supplied and be in an operational state.

Figure 12.2 shows the Relationship between Interrupt Handling and ELC. This figure shows the connection with the ELC, using an example of a peripheral function such as timer RC that has a status flag and a register that controls enabling of interrupts. The figure also indicates that the interrupt request (event signal) is not affected by control on enabling of interrupts.

An event signal applied to the ELC is input each time an event is generated. This event signal allows the event receiving peripheral function to perform operations at event reception. Thus, it is unnecessary to clear the status flag or the interrupt request bit (IR bit) by software.

Table 12.4 lists the Responses of Event Receiving Peripheral Functions.

A peripheral function which receives an event from the ELC will perform the operation corresponding to the eventreceiving peripheral function after reception of an event (Refer to Table 12.3 Correspondence between Values Set to ELSELRn (n = 0 to 4, 8, 9, 11 to 16) Registers and Operation of Link Destination Peripheral Functions at Reception).




Figure 12.2 Relationship between Interrupt Handling and ELC



Event Reception Side No. (Event Trigger No.)	Link Destination Module	Operation after Event Reception	Real-Timeliness of Operation after Event Reception
1	A/D Converter	A/D conversion start trigger	A conversion start trigger is generated 2 or 3 cycles of the A/D converter operating clock <sup>(1)</sup> after ELC event generation.
2	Timer RJ_0	Event count operation	An event from the ELC is used directly as the count clock. (No time lag in sampling at the internal clock, etc.)
6	Timer RB2_0	Count start trigger of one-shot generation mode/count start trigger of delayed one-shot generation mode	A conversion start trigger is generated 2 or 3 cycles of the timer RB2 operating clock after ELC event generation.
8	Timer RC_0	Input capture/external trigger of PWM2 mode	Input capture, PWM2 mode: A count start trigger is generated 2 or 3 cycles of the timer RC operating clock <sup>(1)</sup> after ELC event generation.

 Table 12.4
 Responses of Event Receiving Peripheral Functions

Note:

1. Refer to the chapter of each peripheral function for details on the operating clock.



# 13. DTC

The DTC (data transfer controller) is a function that transfers data between the SFR and on-chip memory without using the CPU. The DTC is activated by a peripheral function interrupt to perform data transfers. The DTC and CPU use the same bus, and the DTC takes priority over the CPU in using the bus.

To control DTC data transfers, control data comprised of a transfer source address, a transfer destination address, and operating modes are allocated in the DTC control data area. Each time the DTC is activated, the DTC reads control data to perform data transfers.

# 13.1 Overview


Table 13.1 lists the DTC Specifications.

lte	em	Specification					
Activation sources		27 sources					
Allocatable control data		24 sets					
Address space w transferred	/hich can be	64 Kbytes (00000h to 0FFFFh)					
Maximum	Normal mode	256 times					
number of transfers	Repeat mode	255 times					
Maximum size	Normal mode	256 bytes					
of block to be transferred	Repeat mode	255 bytes					
Unit of transfers	•	Byte					
Transfer mode	Normal mode	Transfers end on completion of the transfer causing the DTCCTj register value to change from 1 to 0.					
	Repeat mode	On completion of the transfer causing the DTCCTj register value to change from 1 to 0, the repeat area address is initialized and the DTRLDj register value is reloaded to the DTCCTj register to continue transfers.					
Address control	Normal mode	Fixed or incremented					
	Repeat mode	Addresses of the area not selected as the repeat area are fixed or incremented.					
Priority of activat	ion sources	Refer to Table 13.8 DTC Activation Sources and DTC Vector Addresses.					
Interrupt request	Normal mode	When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed, the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the data transfer.					
	Repeat mode	When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the transfer.					
Transfer start		When bits DTCENi0 to DTCENi7 in the DTCENi registers are set to 1 (activation enabled), data transfer is started each time the corresponding DTC activation sources are generated.					
Transfer stop	Normal mode	<ul> <li>When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled).</li> <li>When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed.</li> </ul>					
	Repeat mode	<ul> <li>When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled).</li> <li>When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled).</li> </ul>					

Table 13.1DTC Specifications

i = 0 to 3, 5, or 6, j = 0 to 23









### 13.2 Registers

When the DTC is activated, control data (DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj, j = 0 to 23) allocated in the RAM control data area is read, and then transferred to the control registers (DTCCR, DTBLS, DTCCT, DTRLD, DTSAR, and DTDAR) in the DTC. On completion of the DTC data transfer, the contents of the DTC control registers are written back to the control data area.

The DTCCR, DTBLS, DTCCT, DTRLD, DTSAR, and DTDAR registers cannot be accessed directly. DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj can be directly accessed by the system bus. Also, registers DTCTL and DTCENi (i = 0 to 3, 5, or 6) can be accessed via the peripheral bus. Tables 13.2 to 13.5 list the DTC Register Configuration.

Register Name	Symbol	After Reset	Address	Access Size
DTC Activation Control Register	DTCTL	00h	00280h	8
DTC Activation Enable Register 0	DTCEN0	00h	00288h	8
DTC Activation Enable Register 1	DTCEN1	00h	00289h	8
DTC Activation Enable Register 2	DTCEN2	00h	0028Ah	8
DTC Activation Enable Register 3	DTCEN3	00h	0028Bh	8
DTC Activation Enable Register 5	DTCEN5	00h	0028Dh	8
DTC Activation Enable Register 6	DTCEN6	00h	0028Eh	8
DTC Control Register 0	DTCCR0	XXh	06C40h	8
DTC Block Size Register 0	DTBLS0	XXh	06C41h	8
DTC Transfer Count Register 0	DTCCT0	XXh	06C42h	8
DTC Transfer Count Reload Register 0	DTRLD0	XXh	06C43h	8
DTC Source Address Register 0	DTSAR0	XXXXh	06C44h	16
DTC Destination Address Register 0	DTDAR0	XXXXh	06C46h	16
DTC Control Register 1	DTCCR1	XXh	06C48h	8
DTC Block Size Register 1	DTBLS1	XXh	06C49h	8
DTC Transfer Count Register 1	DTCCT1	XXh	06C4Ah	8
DTC Transfer Count Reload Register 1	DTRLD1	XXh	06C4Bh	8
DTC Source Address Register 1	DTSAR1	XXXXh	06C4Ch	16
DTC Destination Address Register 1	DTDAR1	XXXXh	06C4Eh	16
DTC Control Register 2	DTCCR2	XXh	06C50h	8
DTC Block Size Register 2	DTBLS2	XXh	06C51h	8
DTC Transfer Count Register 2	DTCCT2	XXh	06C52h	8
DTC Transfer Count Reload Register 2	DTRLD2	XXh	06C53h	8
DTC Source Address Register 2	DTSAR2	XXXXh	06C54h	16
DTC Destination Address Register 2	DTDAR2	XXXXh	06C56h	16
DTC Control Register 3	DTCCR3	XXh	06C58h	8
DTC Block Size Register 3	DTBLS3	XXh	06C59h	8
DTC Transfer Count Register 3	DTCCT3	XXh	06C5Ah	8
DTC Transfer Count Reload Register 3	DTRLD3	XXh	06C5Bh	8
DTC Source Address Register 3	DTSAR3	XXXXh	06C5Ch	16
DTC Destination Address Register 3	DTDAR3	XXXXh	06C5Eh	16
DTC Control Register 4	DTCCR4	XXh	06C60h	8
DTC Block Size Register 4	DTBLS4	XXh	06C61h	8
DTC Transfer Count Register 4	DTCCT4	XXh	06C62h	8
DTC Transfer Count Reload Register 4	DTRLD4	XXh	06C63h	8

 Table 13.2
 DTC Register Configuration (1)

Table 13.3 DTC Register Configuration				
Register Name	Symbol	After Reset	Address	Access Size
DTC Source Address Register 4	DTSAR4	XXXXh	06C64h	16
DTC Destination Address Register 4	DTDAR4	XXXXh	06C66h	16
DTC Control Register 5	DTCCR5	XXh	06C68h	8
DTC Block Size Register 5	DTBLS5	XXh	06C69h	8
DTC Transfer Count Register 5	DTCCT5	XXh	06C6Ah	8
DTC Transfer Count Reload Register 5	DTRLD5	XXh	06C6Bh	8
DTC Source Address Register 5	DTSAR5	XXXXh	06C6Ch	16
DTC Destination Address Register 5	DTDAR5	XXXXh	06C6Eh	16
DTC Control Register 6	DTCCR6	XXh	06C70h	8
DTC Block Size Register 6	DTBLS6	XXh	06C71h	8
DTC Transfer Count Register 6	DTCCT6	XXh	06C72h	8
DTC Transfer Count Reload Register 6	DTRLD6	XXh	06C73h	8
DTC Source Address Register 6	DTSAR6	XXXXh	06C74h	16
DTC Destination Address Register 6	DTDAR6	XXXXh	06C76h	16
DTC Control Register 7	DTCCR7	XXh	06C78h	8
DTC Block Size Register 7	DTBLS7	XXh	06C79h	8
DTC Transfer Count Register 7	DTCCT7	XXh	06C7Ah	8
DTC Transfer Count Reload Register 7	DTRLD7	XXh	06C7Bh	8
DTC Source Address Register 7	DTSAR7	XXXXh	06C7Ch	16
DTC Destination Address Register 7	DTDAR7	XXXXh	06C7Eh	16
DTC Control Register 8	DTCCR8	XXh	06C80h	8
DTC Block Size Register 8	DTBLS8	XXh	06C81h	8
DTC Transfer Count Register 8	DTCCT8	XXh	06C82h	8
DTC Transfer Count Reload Register 8	DTRLD8	XXh	06C83h	8
DTC Source Address Register 8	DTSAR8	XXXXh	06C84h	16
DTC Destination Address Register 8	DTDAR8	XXXXh	06C86h	16
DTC Control Register 9	DTCCR9	XXh	06C88h	8
DTC Block Size Register 9	DTBLS9	XXh	06C89h	8
DTC Transfer Count Register 9	DTCCT9	XXh	06C8Ah	8
DTC Transfer Count Reload Register 9	DTRLD9	XXh	06C8Bh	8
DTC Source Address Register 9	DTSAR9	XXXXh	06C8Ch	16
DTC Destination Address Register 9	DTDAR9	XXXXh	06C8Eh	16
DTC Control Register 10	DTCCR10	XXh	06C90h	8
DTC Block Size Register 10	DTBLS10	XXh	06C91h	8
DTC Transfer Count Register 10	DTCCT10	XXh	06C92h	8
DTC Transfer Count Reload Register 10	DTRLD10	XXh	06C93h	8
DTC Source Address Register 10	DTSAR10	XXXXh	06C94h	16
DTC Destination Address Register 10	DTDAR10	XXXXh	06C96h	16
DTC Control Register 11	DTCCR11	XXh	06C98h	8
DTC Block Size Register 11	DTBLS11	XXh	06C99h	8
DTC Transfer Count Register 11	DTCCT11	XXh	06C9Ah	8
DTC Transfer Count Reload Register 11	DTRLD11	XXh	06C9Bh	8
DTC Source Address Register 11	DTSAR11	XXXXh	06C9Ch	16
DTC Destination Address Register 11	DTDAR11	XXXXh	06C9Eh	16
DTC Control Register 12	DTCCR12	XXh	06CA0h	8
DTC Block Size Register 12	DTBLS12	XXh	06CA1h	8
DTC Transfer Count Register 12	DTCCT12	XXh	06CA2h	8

 Table 13.3
 DTC Register Configuration (2)



Register Name	Symbol	After Reset	Address	Access Size
DTC Transfer Count Reload Register 12	DTRLD12	XXh	06CA3h	8
DTC Source Address Register 12	DTSAR12	XXXXh	06CA4h	16
DTC Destination Address Register 12	DTDAR12	XXXXh	06CA6h	16
DTC Control Register 13	DTCCR13	XXh	06CA8h	8
DTC Block Size Register 13	DTBLS13	XXh	06CA9h	8
DTC Transfer Count Register 13	DTCCT13	XXh	06CAAh	8
DTC Transfer Count Reload Register 13	DTRLD13	XXh	06CABh	8
DTC Source Address Register 13	DTSAR13	XXXXh	06CACh	16
DTC Destination Address Register 13	DTDAR13	XXXXh	06CAEh	16
DTC Control Register 14	DTCCR14	XXh	06CB0h	8
DTC Block Size Register 14	DTBLS14	XXh	06CB1h	8
DTC Transfer Count Register 14	DTCCT14	XXh	06CB2h	8
DTC Transfer Count Reload Register 14	DTRLD14	XXh	06CB3h	8
DTC Source Address Register 14	DTSAR14	XXXXh	06CB4h	16
DTC Destination Address Register 14	DTDAR14	XXXXh	06CB6h	16
DTC Control Register 15	DTCCR15	XXh	06CB8h	8
DTC Block Size Register 15	DTBLS15	XXh	06CB9h	8
DTC Transfer Count Register 15	DTCCT15	XXh	06CBAh	8
DTC Transfer Count Reload Register 15	DTRLD15	XXh	06CBBh	8
DTC Source Address Register 15	DTSAR15	XXXXh	06CBCh	16
DTC Destination Address Register 15	DTDAR15	XXXXh	06CBEh	16
DTC Control Register 16	DTCCR16	XXh	06CC0h	8
DTC Block Size Register 16	DTBLS16	XXh	06CC1h	8
DTC Transfer Count Register 16	DTCCT16	XXh	06CC2h	8
DTC Transfer Count Reload Register 16	DTRLD16	XXh	06CC3h	8
DTC Source Address Register 16	DTSAR16	XXXXh	06CC4h	16
DTC Destination Address Register 16	DTDAR16	XXXXh	06CC6h	16
DTC Control Register 17	DTCCR17	XXh	06CC8h	8
DTC Block Size Register 17	DTBLS17	XXh	06CC9h	8
DTC Transfer Count Register 17	DTCCT17	XXh	06CCAh	8
DTC Transfer Count Reload Register 17	DTRLD17	XXh	06CCBh	8
DTC Source Address Register 17	DTSAR17	XXXXh	06CCCh	16
DTC Destination Address Register 17	DTDAR17	XXXXh	06CCEh	16
DTC Control Register 18	DTCCR18	XXh	06CD0h	8
DTC Block Size Register 18	DTBLS18	XXh	06CD1h	8
DTC Transfer Count Register 18	DTCCT18	XXh	06CD2h	8
DTC Transfer Count Reload Register 18	DTRLD18	XXh	06CD3h	8
DTC Source Address Register 18	DTSAR18	XXXXh	06CD4h	16
DTC Destination Address Register 18	DTDAR18	XXXXh	06CD6h	16
DTC Control Register 19	DTCCR19	XXh	06CD8h	8
DTC Block Size Register 19	DTBLS19	XXh	06CD9h	8
DTC Transfer Count Register 19	DTCCT19	XXh	06CDAh	8
DTC Transfer Count Reload Register 19	DTRLD19	XXh	06CDBh	8
DTC Source Address Register 19	DTSAR19	XXXXh	06CDCh	16
DTC Destination Address Register 19	DTDAR19	XXXXh	06CDEh	16
DTC Control Register 20	DTCCR20	XXh	06CE0h	8
DTC Block Size Register 20	DTBLS20	XXh	06CE1h	8

RENESAS

### Table 13.4 DTC Register Configuration (3)



Register Name	Symbol	After Reset	Address	Access Size
DTC Transfer Count Register 20	DTCCT20	XXh	06CE2h	8
DTC Transfer Count Reload Register 20	DTRLD20	XXh	06CE3h	8
DTC Source Address Register 20	DTSAR20	XXXXh	06CE4h	16
DTC Destination Address Register 20	DTDAR20	XXXXh	06CE6h	16
DTC Control Register 21	DTCCR21	XXh	06CE8h	8
DTC Block Size Register 21	DTBLS21	XXh	06CE9h	8
DTC Transfer Count Register 21	DTCCT21	XXh	06CEAh	8
DTC Transfer Count Reload Register 21	DTRLD21	XXh	06CEBh	8
DTC Source Address Register 21	DTSAR21	XXXXh	06CECh	16
DTC Destination Address Register 21	DTDAR21	XXXXh	06CEEh	16
DTC Control Register 22	DTCCR22	XXh	06CF0h	8
DTC Block Size Register 22	DTBLS22	XXh	06CF1h	8
DTC Transfer Count Register 22	DTCCT22	XXh	06CF2h	8
DTC Transfer Count Reload Register 22	DTRLD22	XXh	06CF3h	8
DTC Source Address Register 22	DTSAR22	XXXXh	06CF4h	16
DTC Destination Address Register 22	DTDAR22	XXXXh	06CF6h	16
DTC Control Register 23	DTCCR23	XXh	06CF8h	8
DTC Block Size Register 23	DTBLS23	XXh	06CF9h	8
DTC Transfer Count Register 23	DTCCT23	XXh	06CFAh	8
DTC Transfer Count Reload Register 23	DTRLD23	XXh	06CFBh	8
DTC Source Address Register 23	DTSAR23	XXXXh	06CFCh	16
DTC Destination Address Register 23	DTDAR23	XXXXh	06CFEh	16

### Table 13.5DTC Register Configuration (4)

# 13.2.1 DTC Activation Control Register (DTCTL)

Address	00280h								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	—				_	NMIF		
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	—	Reserved	Set to 0.	R/W
b1	NMIF	Non-maskable interrupt generation bit (1)	0: Non-maskable interrupts not generated 1: Non-maskable interrupts generated	R/W
b2	—	Nothing is assigned. The read value is 0		R
b3	—			
b4	—			
b5	—			
b6				
b7	—			

Note:

1. This bit is set to 0 when the read result is 1 and then 0 is written to the same bit. This bit remains unchanged even if the read result is 0 and then 0 is written to the same bit. This bit remains unchanged if 1 is written to it.

### NMIF Bit (Non-maskable interrupt generation bit)

The NMIF bit is set to 1 when a watchdog timer interrupt, an oscillation stop detection interrupt, a voltage monitor 1 interrupt, or a voltage monitor 2 interrupt is generated.

When the NMIF bit is 1, the DTC is not activated even if an interrupt which enables DTC activation is generated. If the NMIF bit is changed to 1 during a DTC transfer, the transfer continues until it has completed.



b7

DTCENi7

# 13.2.2 DTC Activation Enable Register i (DTCENi) (i = 0 to 3, 5, or 6)

Address 00288h (DTCEN0), 00289h (DTCEN1), 0028Ah (DTCEN2), 0028Bh (DTCEN3), 0028Dh (DTCEN5), 0028Eh (DTCEN6)

		0020	ын (В	102110), 0							
		Bit b <sup>·</sup>	7	b6	b5	b4	b3	b2	b1	b0	
	Sy	mbol DTCI	ENi7	DTCENi6	DTCENi5	DTCENi4	DTCENi3	DTCENi2	DTCENi1	DTCENi0	
	After F	Reset C	)	0	0	0	0	0	0	0	
	Bit	Symbol		E	Bit Name				Functior	1	
	b0	DTCENi0	DTC	activation	enable bit	S	0: Activa	ation disab	led		
ſ	b1	DTCENi1					1: Activa	ation enabl	ed		
ſ	b2	DTCENi2									
ſ	b3	DTCENi3									
ſ	b4	DTCENi4									
ſ	b5	DTCENi5									
Ī	b6	DTCENi6									

The DTCENi registers enable or disable DTC activation by interrupt sources. Table 13.6 lists the Correspondences between Bits DTCENi0 to DTCENi7 (i = 0 to 3, 5, or 6) and Interrupt Sources.

Table 13.6	Correspondences between Bits DTCENi0 to DTCENi7 (i = 0 to 3, 5, or 6) and Interrupt
	Sources

Register	DTCENi7 Bit	DTCENi6 Bit	DTCENi5 Bit	DTCENi4 Bit	DTCENi3 Bit	DTCENi2 Bit	DTCENi1 Bit	DTCENi0 Bit
DTCEN0	<b>INTO</b>	INT1	INT2	INT3	INT4	—	_	—
DTCEN1	Key input	A/D conversion	UART0_0 reception	UART0_0 transmission	UART0_1 reception	UART0_1 transmission	UART2 reception	UART2 transmission
DTCEN2	SSU_0/I <sup>2</sup> C_0 receive data full	SSU_0/I <sup>2</sup> C_0 transmit data empty	Voltage monitor 2	Voltage monitor 1	_	_	Timer RC_0 input- capture/ compare- match A	Timer RC_0 input- capture/ compare- match B
DTCEN3	Timer RC_0 input- capture/ compare- match C	Timer RC_0 input- capture/ compare- match D	_	_		_	Ι	_
DTCEN5	_	—	Timer RE2	—	—	—	_	—
DTCEN6	_	Timer RJ_0	_	Timer RB2	Flash ready status	TSCU DTC activation	TSCU measurement complete	_

R/W R/W R/W R/W R/W R/W

R/W



# 13.2.3 DTC Control Register j (DTCCRj) (j = 0 to 23)

Address	Address Refer to Table 13.7 Control Data Allocation Addresses									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol			RPTINT	CHNE	DAMOD	SAMOD	RPTSEL	MODE		
After Reset	Х	Х	Х	Х	Х	Х	Х	Х		

Bit	Symbol	Bit Name	Function	R/W
b0	MODE	Transfer mode select bit	0: Normal mode	R/W
			1: Repeat mode	
b1	RPTSEL	Repeat area select bit <sup>(1)</sup>	0: Transfer destination is the repeat area	R/W
			1: Transfer source is the repeat area	
b2	SAMOD	Source address control bit <sup>(2)</sup>	0: Fixed	R/W
b3	DAMOD	Destination address control bit <sup>(2)</sup>	1: Incremented	R/W
b4	CHNE	Chain transfer enable bit <sup>(3)</sup>	0: Chain transfers disabled	R/W
			1: Chain transfers enabled	
b5	RPTINT	Repeat mode interrupt enable bit <sup>(1)</sup>	0: Interrupt generation disabled	R/W
			1: Interrupt generation enabled	
b6	—	Reserved	Set to 0. The read value is undefined.	R/W
b7	—			

Notes:

- 1. Enabled when the MODE bit is 1 (repeat mode).
- 2. Settings of bits SAMOD and DAMOD are invalid for the repeat area.
- 3. Set the CHNE bit in the DTCCR23 register to 0 (chain transfers disabled).

# 13.2.4 DTC Block Size Register j (DTBLSj) (j = 0 to 23)

#### Address Refer to Table 13.7 Control Data Allocation Addresses

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol					_			—
After Reset	Х	Х	Х	Х	Х	Х	Х	Х

Bit	Function	Setting Range	R/W
b7 to b0	These bits specify the size of the data block to be transferred by one activation.	00h to FFh <sup>(1)</sup>	R/W

Note:

1. When the DTBLS register is set to 00h, the block size is 256 bytes.

The value that can be specified in repeat mode is between 01h to FFh (1 to 255 bytes).

### 13.2.5 DTC Transfer Count Register j (DTCCTj) (j = 0 to 23)

#### Address Refer to Table 13.7 Control Data Allocation Addresses

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	—	—	_	—	—	_	—	_	
After Reset	Х	Х	Х	Х	Х	Х	Х	Х	-

Bit	Function	Setting Range	R/W
b7 to b0	These bits specify the number of times of DTC data transfers.	00h to FFh <sup>(1)</sup>	R/W

Note:

1. When the DTCCT register is set to 00h, the number of transfer times is 256. The number is decremented by 1 each time the DTC is activated.

The value that can be specified in repeat mode is between 01h to FFh (1 to 255 times).



R/W R/W

R/W

R/W

# 13.2.6 DTC Transfer Count Reload Register j (DTRLDj) (j = 0 to 23)

Addres	s Refer to T	able 13.7 C	Control Da	ta Allocati	on Addres	sses				
В	it b7	b6	b5	b4	b3	b2	b1	b0		
Symbo	- Ic	—	—	—			—		]	
After Rese	et X	Х	Х	Х	Х	Х	Х	Х	-	
								-		
Bit		Function Set								
b7 to b0	This registe	This register value is reloaded to the DTCCT register in repeat mode.								R/W

Note:


1. Set the initial value of the DTCCT register.

The value that can be specified in repeat mode is between 01h to FFh (1 to 255 times).

# 13.2.7 DTC Source Address Register j (DTSARj) (j = 0 to 23)

Addres	s Refer to T	Table 13.7 (	Control Da	ta Allocati	on Addres	ses			
Bi	it b7	b6	b5	b4	b3	b2	b1	b0	
Symbo	ol — Io	_			—	_		—	
After Rese	et X	Х	Х	Х	Х	Х	Х	Х	
В	it b15	b14	b13	b12	b11	b10	b9	b8	
Symbo	ol — Io	_	—	—	—	—	—	—	
After Rese	et X	Х	Х	Х	Х	Х	Х	Х	
Bit		Setting	Range						
b15 to b0	These bits	0000h to F	FFFh						

# 13.2.8 DTC Destination Address Register j (DTDARj) (j = 0 to 23)





# 13.3 Operation

### 13.3.1 Overview

When the DTC is activated, control data <sup>(1)</sup> is read from the DTC control data area to perform data transfers and control data after data transfer is written back to the DTC control data area. Twenty-four sets of control data can be stored in the DTC control data area, which allows 24 types of data transfers to be performed.

There are two transfer modes: normal mode and repeat mode. When the CHNE bit in the DTCCRj (j = 0 to 23) register is set to 1 (chain transfers enabled), multiple control data is read and data transfers are continuously performed by one activation source (chain transfers).

A transfer source address is specified by the 16-bit register DTSARj, and a transfer destination address is specified by the 16-bit register DTDARj. The values in the registers DTSARj and DTDARj are separately fixed or incremented according to the control data on completion of the data transfer. Note:

1. For details on control data, refer to 13.2.3 DTC Control Register j (DTCCRj) (j = 0 to 23) to 13.2.8 DTC Destination Address Register j (DTDARj) (j = 0 to 23), and Table 13.7 Control Data Allocation Addresses.

# 13.3.2 Activation Sources

The DTC is activated by an interrupt source. Figure 13.2 is a Block Diagram Showing Control of DTC Activation Sources (i = 0 to 3, 5, or 6).

The interrupt sources to activate the DTC are selected with the DTCENi (i = 0 to 3, 5, or 6) registers.

The DTC sets 0 (activation disabled) to the corresponding bit among bits DTCENi0 to DTCENi7 in the DTCENi register during operation when the setting of data transfer (the first transfer in chain transfers) is either of the following:

- Transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 in normal mode
- Transfer causing the DTCCTj register value to change to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode

If the data transfer setting is not either of the above, the DTC sets 0 to the interrupt source flag corresponding to the activation source during operation.

If multiple activation sources are simultaneously generated, the DTC activation will be performed according to the DTC activation source priority.

If multiple activation sources are simultaneously generated on completion of DTC operation, the next transfer will be performed according to the priority.

DTC activation is not affected by the I flag or interrupt control register, unlike with interrupt request operation. Therefore, even if interrupt requests cannot be acknowledged because interrupts are disabled, DTC activation requests can be acknowledged. The IR bit in the interrupt control register does not change even when an interrupt source to enable DTC activation is generated.






Figure 13.2 Block Diagram Showing Control of DTC Activation Sources (i = 0 to 3, 5, or 6)

# 13.3.3 Control Data Allocation and DTC Vector Table

Control data is allocated in the order: Registers DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj (j = 0 to 23). Table 13.7 lists the Control Data Allocation Addresses.

						DTSARj	DTSARj	DTDARj	DTDARj
Control Data	Address	DTCCRj	DTBLSj	DTCCTj	DTRLDj	Register	Register	Register	Register
No.		Register	Register	Register	Register	(Lower	(Higher	(Lower	(Higher
	000401 (2000471	000401	000441	000405	000401	8 Bits)	8 Bits)	8 Bits)	8 Bits)
Control data 0	06C40h to 06C47h	06C40h	06C41h	06C42h	06C43h	06C44h	06C45h	06C46h	06C47h
Control data 1	06C48h to 06C4Fh	06C48h	06C49h	06C4Ah	06C4Bh	06C4Ch	06C4Dh	06C4Eh	06C4Fh
Control data 2	06C50h to 06C57h	06C50h	06C51h	06C52h	06C53h	06C54h	06C55h	06C56h	06C57h
Control data 3	06C58h to 06C5Fh	06C58h	06C59h	06C5Ah	06C5Bh	06C5Ch	06C5Dh	06C5Eh	06C5Fh
Control data 4	06C60h to 06C67h	06C60h	06C61h	06C62h	06C63h	06C64h	06C65h	06C66h	06C67h
Control data 5	06C68h to 06C6Fh	06C68h	06C69h	06C6Ah	06C6Bh	06C6Ch	06C6Dh	06C6Eh	06C6Fh
Control data 6	06C70h to 06C77h	06C70h	06C71h	06C72h	06C73h	06C74h	06C75h	06C76h	06C77h
Control data 7	06C78h to 06C7Fh	06C78h	06C79h	06C7Ah	06C7Bh	06C7Ch	06C7Dh	06C7Eh	06C7Fh
Control data 8	06C80h to 06C87h	06C80h	06C81h	06C82h	06C83h	06C84h	06C85h	06C86h	06C87h
Control data 9	06C88h to 06C8Fh	06C88h	06C89h	06C8Ah	06C8Bh	06C8Ch	06C8Dh	06C8Eh	06C8Fh
Control data 10	06C90h to 06C97h	06C90h	06C91h	06C92h	06C93h	06C94h	06C95h	06C96h	06C97h
Control data 11	06C98h to 06C9Fh	06C98h	06C99h	06C9Ah	06C9Bh	06C9Ch	06C9Dh	06C9Eh	06C9Fh
Control data 12	06CA0h to 06CA7h	06CA0h	06CA1h	06CA2h	06CA3h	06CA4h	06CA5h	06CA6h	06CA7h
Control data 13	06CA8h to 06CAFh	06CA8h	06CA9h	06CAAh	06CABh	06CACh	06CADh	06CAEh	06CAFh
Control data 14	06CB0h to 06CB7h	06CB0h	06CB1h	06CB2h	06CB3h	06CB4h	06CB5h	06CB6h	06CB7h
Control data 15	06CB8h to 06CBFh	06CB8h	06CB9h	06CBAh	06CBBh	06CBCh	06CBDh	06CBEh	06CBFh
Control data 16	06CC0h to 06CC7h	06CC0h	06CC1h	06CC2h	06CC3h	06CC4h	06CC5h	06CC6h	06CC7h
Control data 17	06CC8h to 06CCFh	06CC8h	06CC9h	06CCAh	06CCBh	06CCCh	06CCDh	06CCEh	06CCFh
Control data 18	06CD0h to 06CD7h	06CD0h	06CD1h	06CD2h	06CD3h	06CD4h	06CD5h	06CD6h	06CD7h
Control data 19	06CD8h to 06CDFh	06CD8h	06CD9h	06CDAh	06CDBh	06CDCh	06CDDh	06CDEh	06CDFh
Control data 20	06CE0h to 06CE7h	06CE0h	06CE1h	06CE2h	06CE3h	06CE4h	06CE5h	06CE6h	06CE7h
Control data 21	06CE8h to 06CEFh	06CE8h	06CE9h	06CEAh	06CEBh	06CECh	06CEDh	06CEEh	06CEFh
Control data 22	06CF0h to 06CF7h	06CF0h	06CF1h	06CF2h	06CF3h	06CF4h	06CF5h	06CF6h	06CF7h
Control data 23	06CF8h to 06CFFh	06CF8h	06CF9h	06CFAh	06CFBh	06CFCh	06CFDh	06CFEh	06CFFh
- 0 to 22						1		1	

 Table 13.7
 Control Data Allocation Addresses

j = 0 to 23



When the DTC is activated, one control data is selected according to the data read from the vector table which has been assigned to each activation source, and the selected control data is read from the DTC control data area.

Table 13.8 lists the DTC Activation Sources and DTC Vector Addresses. One-byte vector table area is assigned to each activation source and one value from 00000000b to 00010111b (control data numbers in Table 13.7) is stored in each area to select one of the 24 control data sets.

Figures 13.3 to 13.7 show the DTC Internal Operation Flowchart.

Interrupt Request Source	Interrupt Name	Source No.	DTC Vector Address	Priority
External input	INTO	0	06C00h	High
	INT1	1	06C01h	
	INT2	2	06C02h	
	ĪNT3	3	06C03h	
	INT4	4	06C04h	
Key input	Key input	8	06C08h	-
A/D	A/D conversion	9	06C09h	
UART0_0	UART0_0 reception	10	06C0Ah	
	UART0_0 transmission	11	06C0Bh	
UART0_1	UART0_1 reception	12	06C0Ch	
	UART0_1 transmission	13	06C0Dh	
UART2	UART2 reception	14	06C0Eh	
	UART2 transmission	15	06C0Fh	
SSU_0	SSU_0 receive data full	16	06C10h	
	SSU_0 transmit data empty	17	06C11h	
Voltage detection	Voltage monitor 2	18	06C12h	
circuit	Voltage monitor 1	19	06C13h	
Timer RC_0	Input-capture/compare-match A	22	06C16h	
	Input-capture/compare-match B	23	06C17h	
	Input-capture/compare-match C	24	06C18h	
	Input-capture/compare-match D	25	06C19h	
Timer RE2	Compare-match/RTC	42	06C2Ah	
Timer RJ0	Underflow, measurement completion	49	06C31h	
Timer RB2	Underflow	51	06C33h	
Flash memory	Flash ready status	52	06C34h	1
TSCU	DTC activation <sup>(1)</sup>	53	06C35h	▼
	TSCU measurement complete <sup>(2)</sup>	54	06C36h	Low

Table 13.8 DTC Activation Sources and DTC Vector Addresses

Notes:

1. The TSCU DTC activation source must be used only for DTC transfers with interrupts set to be disabled. Note that only this source can be used for DTC transfers during wait mode.

2. The measurement complete source must be used while DTC transfers are disabled (the DTCEN61 bit in the DTCEN6 register is 0).








Figure 13.3 DTC Internal Operation Flowchart (i = 0 to 3, 5, or 6) (j = 0 to 23) when DTC Activation Source is not Timer RC, Timer RE2, SSU/I<sup>2</sup>C bus, Flash Memory, or TSCU Interrupt Source









Figure 13.5 DTC Internal Operation Flowchart when DTC Activation Source is SSU/I<sup>2</sup>C bus Receive Data Full (i = 0 to 3, 5, or 6) (j = 0 to 23)



Transmit Data Empty (i = 0 to 3, 5, or 6) (j = 0 to 23)

RENESAS




Figure 13.7 DTC Internal Operation Flowchart when DTC Activation Source is Flash Ready Status (i = 0 to 3, 5, or 6) (j = 0 to 23)



# 13.3.4 Normal Mode

One to 256 bytes of data are transferred by one activation. The number of transfer times can be 1 to 256. When the data transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 is performed, an interrupt request for the CPU is generated during DTC operation.

Table 13.9 shows Register Functions in Normal Mode.

Figure 13.8 shows Data Transfers in Normal Mode (j = 0 to 23).

Table 13.9	Register Functions in Normal Mode
------------	-----------------------------------

Register	Symbol	Function
DTC block size register j	DTBLSj	Size of the data block to be transferred by one activation
DTC transfer count register j	DTCCTj	Number of times of data transfers
DTC transfer count reload register j	DTRLDj	Not used
DTC source address register j	DTSARj	Data transfer source address
DTC destination address register j	DTDARj	Data transfer destination address

j =0 to 23




Figure 13.8

Data Transfers in Normal Mode (j = 0 to 23)



# 13.3.5 Repeat Mode

One to 255 bytes of data are transferred by one activation. Either the transfer source or destination should be specified as the repeat area. The number of transfer times can be 1 to 255. On completion of the specified number of transfer times, the DTCCTj (i =0 to 23) register and the address specified for the repeat area are initialized to continue transfers. When the data transfer causing the DTCCTj register value to change to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), an interrupt request for the CPU is generated during DTC operation.


The lower 8 bits of the initial value for the repeat area address must be 00h. The size of data to be transferred must be set to 255 bytes or less before the specified number of transfer times is completed.

Table 13.10 lists Register Functions in Repeat Mode. Figure 13.9 shows Data Transfers in Repeat Mode (j = 0 to 23).

Symbol	Function
DTBLSj	Size of the data block to be transferred by one activation
DTCCTj	Number of times of data transfers
DTRLDj	This register value is reloaded to the DTCCT register (Data transfer count is initialized)
DTSARj	Data transfer source address
DTDARj	Data transfer destination address
	DTBLSj DTCCTj DTRLDj DTSARj

Table 13.10 Re	egister Functions	in Re	peat Mode
----------------	-------------------	-------	-----------

j =0 to 23



RENESAS

# 13.3.6 Chain Transfers

When the CHNE bit in registers DTCCR0 to DTCCR22 are 1 (chain transfers enabled), multiple data transfers can be continuously performed by one activation source. Figure 13.10 shows a Flow of Chain Transfers.

When the DTC is activated, one control data is selected according to the data read from the DTC vector address corresponding to the activation source, and the selected control data is read from the DTC control data area. When the CHNE bit for the control data is 1, the next control data immediately following the current control data is read and transferred after the current transfer is completed. This operation is repeated until the data transfer with the control data for which the CHNE bit is 0 (chain transfers disabled) is completed. Set the CHNE bit in the DTCCR23 register to 0 (chain transfers disabled).

Data transfers corresponding to each activation source can be set to either normal mode or repeat mode. For details on data transfer operations, refer to **13.3.4 Normal Mode** and **13.3.5 Repeat Mode**.




Figure 13.10 Flow of Chain Transfers

# 13.3.7 Interrupt Sources

When the data transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 is performed in normal mode, and when the data transfer causing the DTCCTj register value to change to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode, the interrupt request corresponding to the activation source is generated for the CPU during DTC operation. However, no interrupt request is generated for the CPU when the activation source is SSU/I<sup>2</sup>C bus transmit data empty or flash ready status.

Interrupt requests for the CPU are affected by the I flag or interrupt control register. In chain transfers, whether the interrupt request is generated or not is determined either by the number of transfer times specified for the first type of the transfer or the RPTINT bit. When an interrupt request is generated for the CPU, the bit among bits DTCENi0 to DTCENi7 in the DTCENi (i = 0 to 3, 5, or 6) registers corresponding to the activation source is set to 0 (activation disabled).

# 13.3.8 Operation Timings

The DTC requires five clock cycles to read control data allocated in the DTC control data area. The number of clock cycles required to write back control data differs depending on the control data settings.

Figure 13.11 shows an Example of DTC Operation Timings and Figure 13.12 shows Example of DTC Operation Timings in Chain Transfers.

Table 13.11 lists the Specifications of Control Data Write-Back Operation.




Figure 13.11 Example of DTC Operation Timings




Figure 13.12 Example of DTC Operation Timings in Chain Transfers

Bits b3 to b0 in	Operating	Address Control		C	Number of			
DTCCR Register	Operating Mode	Source	Destination	DTCCTj Register	DTRLDj Register	DTSARj Register	DTDARj Register	Clock Cycles
00X0b		Fixed	Fixed	Written back	Written back	Not written back	Not written back	1
01X0b	Normal mode	Incremented	Fixed	Written back	Written back	Written back	Not written back	2
10X0b	mode	Fixed	Incremented	Written back	Written back	Not written back	Written back	2
11X0b		Incremented	Incremented	Written back	Written back	Written back	Written back	3
0X11b		Repeat area	Fixed	Written back	Written back	Written back	Not written back	2
1X11b	Repeat		Incremented	Written back	Written back	Written back	Written back	3
X001b	mode	mode Fixed		Written back	Written back	Not written back	Written back	2
X101b		Incremented		Written back	Written back	Written back	Written back	3

Table 13.11	Specifications of Control Data Write-Back Operation
-------------	---

j = 0 to 23

X: 0 or 1

The specifications for writing back control data in chained transfer operations depend on either normal mode or repeat mode as listed in Table 13.11 for each activation source, according to the operating mode set for each activation source.

## 13.3.9 Number of DTC Execution Cycles

Table 13.12 shows the Operations Following DTC Activation and Required Number of Cycles for each operation.

Table 13.13 lists the Number of Clock Cycles Required for Data Transfers.

Table 13.12	<b>Operations Following DTC Activ</b>	vation and Required Number of Cycles

Vector Read	Control Data		Data Read	Data Write	Internal Operation	
Vector Read	Read	Write-back	Dala Reau	Data White		
1	5	(Note 1)	(Note 2)	(Note 2)	1	

Notes:

1. For the number of clock cycles required for control data write-back, refer to Table 13.11 Specifications of Control Data Write-Back Operation.

2. For the number of clock cycles required for data read/write, refer to Table 13.13 Number of Clock Cycles Required for Data Transfers.

Data is transferred as described below, when the DTBLSj (j = 0 to 23) register = N,

- (1) When N = 2n (even), two-byte transfers are performed n times.
- (2) When N = 2n + 1 (odd), two-byte transfers are performed n times followed by one time of one-byte transfer.

Table 13.13 Number of Clock Cycles Required for Data Transfers

Operation	Unit of Transfers	Internal RAM (During DTC Transfers)		Internal ROM	Internal ROM	SFR (Word Access)		SFR (Byte	SFR (DTC Control Data Area)	
		Even Address	Odd Address	(Program ROM)	(Data flash)	Even Address	Odd Address	Access)	Even Address	Odd Address
Data read	1-byte		1	1 (1)	4	:	3	3		1
Dala Teau	2-byte	1	2	1 (1)	8	3	6	6	1	2
Data write	1-byte		1				2	2	-	1
	2-byte	1	2	_		2	4	4	1	2

Note:

1. This value applies when using page access.

Two cycles are required for 2 bytes and an odd address.

An additional cycle is required when accessing across a page boundary. An additional cycle is also required when using any access other than page access.

The total number of required execution cycles can be obtained by the following formula:

Number of required execution cycles =  $1 + \Sigma$  [formula A] + 2  $\Sigma$ : Sum of the cycles for the number of transfer times performed by one activation source ([the number of transfer times for which the CHNE bit is set to 1] + 1)

- (1) For N = 2n (even)
  - Formula  $A = J + n \bullet SK2 + n \bullet SL2$

(2) For N = 2n + 1 (odd) Formula A = J + n • SK2 + 1 • SK1 + n • SL2 + 1 • SL1 J: Number of cycles required to read control data (5 cycles) + number of cycles required to write back control data

To read data from or write data to the register that to be accessed in 16-bit units, set an even value of 2 or greater to the DTBLSj (j = 0 to 23) register.

The DTC performs accesses in 16-bit units.



# 13.3.10 DTC Activation Source Acknowledgement and Interrupt Source Flags

# 13.3.10.1 Interrupt Sources Except for Clock Synchronous Serial Interface (SSU/I<sup>2</sup>C) and Flash Memory

When the DTC activation source is an interrupt source except for the SSU/I<sup>2</sup>C or the flash memory, after transfer is started by the interrupt source, the same DTC activation source cannot be acknowledged for 8 to 12 cycles of the CPU clock. If a DTC activation source is generated during DTC operation and acknowledged, the same DTC activation source cannot be acknowledged for 8 to 12 cycles of the CPU clock on completion of the DTC transfer immediately before the DTC is activated by the source.

# 13.3.10.2 Flash Memory

When the DTC activation source is flash ready status, even if a flash ready status interrupt request is generated, it is not acknowledged as the DTC activation source after the RDYSTI bit in the FST register is set to 1 (flash ready status interrupt requested) and before the DTC sets the RDYSTI bit to 0 (no flash ready status interrupt requested). If a flash ready status interrupt request is generated after the DTC sets the RDYSTI bit to 0, the DTC acknowledges it as the activation source. 8 to 12 cycles of the CPU clock are required after the DTC starts transfer when the RDYSTI bit is set to 1 and before the DTC sets the interrupt request flag to 0.

# 13.3.10.3 SSU/I<sup>2</sup>C bus Receive Data Full

When the DTC activation source is SSU/I<sup>2</sup>C bus receive data full, read the SIRDR register using a data transfer. The RDRF bit in the SISR register is set to 0 (no data in SIRDR register) by reading the SIRDR register. If an interrupt source for receive data full is subsequently generated, the DTC acknowledges it as the activation source.

# 13.3.10.4 SSU/I<sup>2</sup>C bus Transmit Data Empty

When the DTC activation source is SSU/I<sup>2</sup>C bus transmit data empty, write to the SITDR register using a data transfer. The TDRE bit in the SISR register is set to 0 (data is not transferred from registers SITDR to SIDR) by writing to the SITDR register. If an interrupt source for transmit data empty is subsequently generated, the DTC acknowledges it as the activation source.



# 13.4 Notes on DTC

# **13.4.1 DTC Activation Source**

- Do not generate any DTC activation sources before entering wait mode or during wait mode.
- Do not generate any DTC activation sources before entering stop mode or during stop mode.
- The DTC activation sources for the TSCU can be used for DTC transfers during wait mode.
- To use a DTC activation source for the TSCU to perform DTC transfers, set the source address in the corresponding TSCU register and the destination address in RAM in advance.

# 13.4.2 DTCENi Registers (i = 0 to 3, 5, or 6)

- Modify bits DTCENi0 to DTCENi7 only while an interrupt request corresponding to the bit is not generated.
- When the interrupt source flag in the status register for the peripheral function is 1, do not modify the corresponding activation source bit among bits DTCENi0 to DTCENi7.
- Do not access the DTCENi registers using DTC transfers.

### 13.4.3 Peripheral Modules

- Do not set the status register bit for the peripheral function to 0 using a DTC transfer.
- When the DTC activation source is SSU/I<sup>2</sup>C receive data full, read the SIRDR register using a DTC transfer. The RDRF bit in the SISR register is set to 0 (no data in the SIRDR register) by reading the SIRDR register. However, the RDRF bit is not set to 0 by reading the SIRDR register when the DTC data transfer setting is either of the following:
  - Transfer causing the DTCCTj (j = 0 to 23) register value to change from 1 to 0 in normal mode
  - Transfer causing the DTCCTj register value to change from 1 to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode.
- When the DTC activation source is SSU/I<sup>2</sup>C transmit data empty, write to the SITDR register using a DTC transfer. The TDRE bit in the SISR register is set to 0 (data is not transferred from registers SITDR to SISDR) by writing to the SITDR register.
- The DTC activation sources for the TSCU must be used only for DTC transfers with interrupts set to be disabled.

# 13.4.4 Interrupt Requests

- When the DTC activation source is either SSU/I<sup>2</sup>C transmit data empty or flash ready status, no interrupt request is generated for the CPU in either of the following cases:
  - -When the DTC performs a data transfer that causes the DTCCTj register value to change to 0 in normal mode.
  - -When the DTC performs a data transfer that causes the DTCCRj register value to change to 0 while the RPTINT bit in the DTCCRj register is 1 in repeat mode.

# 13.4.5 DTC Activation

• When the DTC is activated, operation may be shifted for one cycle before reading a vector.



# 14. I/O Ports

### 14.1 Overview

There are 59 I/O ports P0 to P3, P4\_3 to P4\_7, P5\_0 to P5\_4, P5\_6, P5\_7, P6, and P8\_0 to P8\_6. (P4\_3 and P4\_4 can be used as I/O ports if the XCIN clock oscillation circuit is not used. P4\_6 and P4\_7 can be used as I/O ports if the XIN clock oscillation circuit is not used.)

If the A/D converter is not used, P4\_2 can be used as an input-only port.

Table 14.1 lists the I/O Port Overview.

Ports	I/O	Output Type	I/O Setting	Internal Pull-Up Resister	Drive Capacity Switch	Input Level Switch
P0, P3, P5_0 to P5_4, P5_6, P5_7, P6, and P8_0 to P8_6	I/O	CMOS3 state	Set in 1-bit units	Set in 4-bit units (1)	Set in 4-bit units (2)	Set in 8-bit units (3)
P1, P2	I/O	CMOS3 state	Set in 1-bit units	Set in 4-bit units	Set in 1-bit units (4)	Set in 8-bit units (3)
P4_3 <sup>(5)</sup>	I/O	CMOS3 state	Set in 1-bit units	Set in 1-bit units (1)	Set in 1-bit units (2)	Set in 6-bit units (3)
P4_4 <sup>(5)</sup> , P4_5, P4_6 <sup>(6)</sup> , P4_7 <sup>(6)</sup>	I/O	CMOS3 state	Set in 1-bit units	Set in 4-bit units <sup>(1)</sup>	Set in 4-bit units (2)	
P4_2 <sup>(7)</sup>	I	(No output function)	None	None	None	

Table 14.1 I/O Port Overview

Notes:

1. In input mode, whether an internal pull-up resistor is connected or not can be selected by registers PUR0 to PUR2.

2. Whether the drive capacity of the output transistor is set to low or high can be selected by registers DRR0 to DRR2.

3. The input threshold value can be selected from three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC) using registers VLT0 to VLT2.

4. Whether the drive capacity of the output transistor is set to low or high can be selected by registers P1DRR and P2DRR.

5. When the XCIN clock oscillation circuit is not used, these ports can be used as I/O ports.

6. When the XIN clock oscillation circuit is not used, these ports can be used as I/O ports.

7. When the A/D converter is not used, this port can be used as an input-only port.



### 14.2 I/O Port Functions

The PDi\_j (i = 0 to 6, 8, j = 0 to 7) bit in the PDi register controls the I/O of ports P0 to P3, P4\_3 to P4\_7, P5\_0 to P5\_4, P5\_6, P5\_7, P6, and P8\_0 to P8\_6. The PORTi register consists of a port latch to hold output data and a circuit to read the pin states.

Figures 14.1 to 14.11 show the I/O Port Configuration and Table 14.2 lists the I/O Port Functions.

### Table 14.2I/O Port Functions

Operation when Accessing	Value of PDi_j Bit in PDi Register					
PORTi Register	When PDi_j Bit is Set to 0 (Input Mode)	When PDi_j Bit is Set to 1 (Output Mode)				
Read	Read the pin input level.	Read the port latch.				
Write	Write to the port latch.	Write to the port latch. The value written to the port latch is output from the pin.				

i = 0 to 6, 8, j = 0 to 7

Notes:

- 1. Nothing is assigned to bits PD4\_0 to PD4\_2, PD5\_5, and PD8\_7.
- 2. Nothing is assigned to bits P4\_0, P4\_1, P5\_5, and P8\_7.
- 3. When the PORT4 register is read, bits P4\_0 and 4\_1 are set to 0.
- 4. When the PORT5 register is read, the P5\_5 bit is set to 0.
- 5. When the PORT8 register is read, the P8\_7 bit is set to 0.
- 6. When using bits P4\_3 and P4\_4 as XCIN and XCOUT, the pin input level cannot be read even if the PORT4 register is read. Bits P4\_3 and P4\_4 are set to 1. Also, even if bits PD4\_3 and PD4\_4 are set to 1 (output mode), the values of these bits will not be output from the pins.
- 7. When using bits P4\_6 and P4\_7 as XIN and XOUT, the pin input level cannot be read even if the PORT4 register is read. Bits P4\_6 and P4\_7 are set to 1. Also, even if bits PD4\_6 and PD4\_7 are set to 1 (output mode), the values of these bits will not be output from the pins.

### 14.3 Pins Other than I/O Ports

Figure 14.12 shows the Pin Configuration.









Figure 14.1 I/O Port Configuration (1)



RENESAS











Figure 14.4 I/O Port Configuration (4)










Figure 14.6 I/O Port Configuration (6)






Figure 14.7 I/O Port Configuration (7)







Figure 14.8 I/O Port Configuration (8)













Figure 14.10 I/O Port Configuration (10)

RENESAS










Figure 14.12 Pin Configuration



## 14.4 I/O of Peripheral Functions

#### 14.4.1 Peripheral Function I/O and PDi Bit (i = 0 to 6, 8)

The I/O ports function as I/O for the peripheral functions. Peripheral function I/O may be affected by the PDi bit of the I/O port sharing the pins. Table 14.3 lists the PDi\_j Bit (i = 0 to 6, 8, j = 0 to 7) Settings when Functioning as Peripheral Function I/O. Refer to the description of each function for information on how to set up the peripheral functions.

#### Table 14.3 PDi\_j Bit (i = 0 to 6, 8, j = 0 to 7) Settings when Functioning as Peripheral Function I/O

Peripheral Function I/O	PDi_j Bit Settings for Ports Sharing Pin
Input	Set to 0 (input mode).
Output	Can be set to either 0 or 1 (output regardless of the port setting).

#### 14.4.2 Peripheral Mapping Controller

The peripheral mapping controller (referred to as PMC hereafter) can be used to change the pin assignment of I/O ports to either timer function priority or communication function priority. Changing pins must be performed using bits PMCSEL0 to PMCSEL2 in the PMCSEL register (pin assignment select register).

The 64-pin product does not have the PMC function.

#### 14.4.3 Allocation of Peripheral Functions

Table 14.4 lists the I/O Port Pin Assignment Information by Pin Number for 64-Pin Product.



Pin No	Standard Assignment	Pin No	Standard Assignment
1	P3_0/TRJO_0/CH24	33	P8_3/CHxA1
2	P4_2/VREF	34	P8_2/CHxA0
3	MODE	35	P8_1/CH07
4	P4_3/XCIN	36	P8_0/CH06
5	P4_4/XCOUT	37	P6_7/INT3/TRCIOD_0/CH05
6	RESET	38	P6_6/INT2/TXD2/SDA2/TRCIOC_0/CH04
7	P4_7/XOUT	39	P6_5/INT4/CLK2/CLK_1/TRCIOB_0/CH03
8	VSS/AVSS	40	P4_5/INT0/RXD2/SCL2/ADTRG/CH02
9	P4_6/XIN	41	P1_7/INT1/IVCMP1/CH01
10	VCC/AVCC	42	P1_6/CLK_0/IVREF1/CH00
11	P5_4/TRCIOD_0	43	P1_5/RXD_0/TRJIO_0/INT1
12	P5_3/TRCIOC_0	44	P1_4/TXD_0/TRCCLK_0
13	P5_2/TRCIOB_0	45	P1_3/KI3/AN11/TRBO_0/TRCIOC_0
14	P5_1/TRCIOA_0/TRCTRG_0	46	P1_2/KI2/AN10/TRCIOB_0
15	P5_0/TRCCLK_0	47	P1_1/KI1/AN9/TRCIOA_0/TRCTRG_0
16	P3_7/SSO_0/TXD2/SDA2/RXD2/SCL2/SDA_0	48	P1_0/KI0/AN8/TRCIOD_0
17	P3_5/SCL_0/SSCK_0/TRCIOD_0/CLK2	49	P0_7/AN0/TRCIOC_0
18	P3_4/TRCIOC_0/SSI_0/RXD2/SCL2/TXD2/SDA2/IVREF3	50	P0_6/AN1/TRCIOD_0
19	P3_3/INT3/TRCCLK_0/SCS_0/CTS2/RTS2/IVCMP3	51	P0_5/AN2/TRCIOB_0
20	P2_7/CH23	52	P0_4/AN3/TMRE2O/TRCIOB_0
21	P2_6/CH22	53	P0_3/AN4/CLK_1/TRCIOB_0
22	P2_5/CH21	54	P0_2/AN5/RXD_1/TRCIOA_0/TRCTRG_0
23	P2_4/CH20	55	P0_1/AN6/TXD_1/TRCIOA_0/TRCTRG_0
24	P2_3/CH19	56	P0_0/AN7/TRCIOA_0/TRCTRG_0
25	P2_2/TRCIOD_0/CH18	57	P6_4/RXD_1/CH35
26	P2_1/TRCIOC_0/CH17	58	P6_3/TXD_1/CH34
27	P2_0/INT1/TRCIOB_0/CH16	59	P6_2/CLK_1/CH33
28	P3_6/CH11	60	P6_1/CH32
29	P3_1/CH10	61	P6_0/TMRE2O/CH31
30	P8_6/CH08	62	P5_7/CH28
31	P8_5/CHxC	63	P5_6/CH27
32	P8_4/CHxB	64	P3_2/INT2/TRJIO_0/INT1/CH25

Table 14.4	I/O Port Pin Assignment Information by Pin Number for 64-Pin Product
------------	--



## 14.5 Registers

Tables 14.5 lists the Register Configuration for I/O Ports.

Register Name	Symbol	After Reset	Address	Access Size
Timer RJ_0 Pin Select Register	TRJ_0SR	08h	002A0h	8
Timer RCCLK Pin Select Register	TRCCLKSR	00h	002A5h	8
Timer RC_0 Pin Select Register 0	TRC_0SR0	00h	002A6h	8
Timer RC_0 Pin Select Register 1	TRC_0SR1	00h	002A7h	8
Timer Pin Select Register	TIMSR	00h	002ADh	8
UART0_0 Pin Select Register	U_0SR	00h	002AEh	8
UART0_1 Pin Select Register	U_1SR	00h	002AFh	8
UART2 Pin Select Register 0	U2SR0	00h	002B2h	8
UART2 Pin Select Register 1	U2SR1	00h	002B3h	8
INT Interrupt Input Pin Select Register 0	INTSR0	00h	002B6h	8
I/O Function Pin Select Register	PINSR	00h	002B9h	8
Pin Assignment Select Register	PMCSEL	00h	002BEh	8
Pull-Up Control Register 0	PUR0	00h	002C0h	8
Pull-Up Control Register 1	PUR1	00h	002C1h	8
Pull-Up Control Register 2	PUR2	00h	002C2h	8
Port P1 Drive Capacity Control Register	P1DRR	00h	002C8h	8
Port P2 Drive Capacity Control Register	P2DRR	00h	002C9h	8
Drive Capacity Control Register 0	DRR0	00h	002CCh	8
Drive Capacity Control Register 1	DRR1	00h	002CDh	8
Drive Capacity Control Register 2	DRR2	00h	002CEh	8
Input Threshold Control Register 0	VLT0	00h	002D0h	8
Input Threshold Control Register 1	VLT1	00h	002D1h	8
Input Threshold Control Register 2	VLT2	00h	002D2h	8
Port P0 Register	PORT0	XXh	002E0h	8
Port P1 Register	PORT1	XXh	002E1h	8
Port P0 Direction Register	PD0	00h	002E2h	8
Port P1 Direction Register	PD1	00h	002E3h	8
Port P2 Register	PORT2	XXh	002E4h	8
Port P3 Register	PORT3	XXh	002E5h	8
Port P2 Direction Register	PD2	00h	002E6h	8
Port P3 Direction Register	PD3	00h	002E7h	8
Port P4 Register	PORT4	XXh	002E8h	8
Port P5 Register	PORT5	XXh	002E9h	8
Port P4 Direction Register	PD4	00h	002EAh	8
Port P5 Direction Register	PD5	00h	002EBh	8
Port P6 Register	PORT6	XXh	002ECh	8
Port P6 Direction Register	PD6	00h	002EEh	8
Port P8 Register	PORT8	XXh	002F0h	8
Port P8 Direction Register	PD8	XXh	002F2h	8



# 14.5.1 Timer RJ\_0 Pin Select Register (TRJ\_0SR)

Ade	Address 002A0h										
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Sy	Symbol —		_		—	—	TRJIO_0SEL2	TRJIO_0SEL1	TRJIO_0SEL0		
After F	Reset	0	0	0	0	1	0	0	0		
Bit	t Symbol Bit Name						Functio	n	R/W		
b0	TRJI	O_0SEL0	TRJIO_0	pin select	bits	b2 b1 b0					
b1	TRJI	O_0SEL1					0 0 0: TRJIO_0 pin not used 0 0 1: Do not set.				
b2	TRJI	O_0SEL2					0 1 0: P1_5 assigned				
							0 1 1: P3_2 assigned				
						Other than	Other than the above: Do not set.				
b3		_	Reserved	ł		Set to 1.	Set to 1.				
b4		_	Reserved	ł		Set to 0.	Set to 0.				
b5		_	Nothing i	s assigned	. The write va	lue must be C	—				
b6		_									
b7		_									

The TRJ\_0SR register is used to select which pin is assigned to timer RJ\_0 I/O. To use the I/O pin for timer RJ\_0, set this register.

Set the TRJ\_0SR register before setting the registers associated with timer RJ\_0. Also, do not change the set value of this register during timer RJ\_0 operation.



# 14.5.2 Timer RCCLK Pin Select Register (TRCCLKSR)

Ade	Address 002A5h												
	Bit b7		b6	b5	b4	k	03	b2	b1	b0			
Sy	Symbol —				—	-	_	TRCCLK_0SEL2	TRCCLK_0SEL1	TRCCLK_0SE	EL0		
After F	After Reset 0			0	0		0	0	0	0			
Bit	Bit Symbol Bit Name							F	Function		R/W		
b0	TRCCLK_0SEL0 TRCCLK_0 pin select bits						b2 b1 b0						
b1	TRC	CLK_0SEL1				0 0 0: TRCCLK_0 pin not used 0 0 1: P1_4 assigned							
b2	TRC	CLK_0SEL2	_				0 1 0: P3_3 assigned 0 1 1: Do not set. 1 0 0: P5_0 assigned						
								r than the abov					
b3		_	Nothing	g is assigne	ed. The wri	te va	lue m	ust be 0. The re	ead value is 0.		—		
b4		—	Reserv	red			Set t	o 0.			R/W		
b5		_	Nothing	g is assigne	ed. The wri	te va	alue must be 0. The read value is 0.						
b6		_											
b7		—											

The TRCCLKSR register is used to select which pin is assigned to timer  $RC_0$  I/O. To use the I/O pin for timer  $RC_0$ , set this register.

Set bits TRCCLK\_0SEL0 to TRCCLK\_0SEL2 before setting the registers associated with timer RC\_0. Also, do not change the set values of bits TRCCLK\_0SEL0 to TRCCLK\_0SEL2 during timer RC\_0 operation.



## 14.5.3 Timer RC\_0 Pin Select Register 0 (TRC\_0SR0)

Add	dress	002A6h									
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Sy	mbol	—	TRCIOB_0SEL2	TRCIOB_0SEL1	TRCIOB_0SEI	_0	TRCIOA_0SEL2	TRCIOA_0SEL1 TRC	IOA_0SEL0		
After F	Reset	0	0	0	0	0	0	0	0		
Bit	5	Symbol		Bit Name		Function					
b0		,		D/TRCTRG_0	nin select t	o2 b1 b0	i dilotio		R/W R/W		
b0		OA_0SE		, into into_01			CIOA_0/TRCTI	RG_0 pin not used	R/W		
-					(		1 assigned		R/W		
b2	IRCI	OA_0SE	L2	0 1 0: P0_0 assigned							
							1 assigned				
							2 assigned				
							1 assigned	1 1			
				· · ·	-		he above: Do i				
b3						ue must be 0. The read value is 0.					
b4		OB_0SE		0 pin select bit		<sup>b6 b5 b4</sup> 0 0 0: TRCIOB_0 pin not used					
b5	TRCI	OB_0SE	L1				2 assigned		R/W		
b6	TRCI	OB_0SE	L2				3 assigned		R/W		
							4 assigned				
							5 assigned				
						1 0 1: P2_	0 assigned				
						1 1 0: P6_	5 assigned				
						1 1 1: P5_	2 assigned				
b7			Nothing is	assigned. The	e write value	must be 0.	The read valu	ie is 0.	—		

The TRC\_0SR0 register is used to select which pin is assigned to timer RC\_0 I/O. To use the I/O pin for timer RC\_0, set this register.

Set the TRC\_0SR0 register before setting the registers associated with timer RC\_0. Also, do not change the set value of this register during timer RC\_0 operation.



Ado	dress 002A7h										
	Bit b7	b6 b5	b4	b3	b2	b1	b0				
Sy	rmbol — TR	CIOD_0SEL2 TRCIOD_0	SEL1 TRCIOD_0S	SELO —	TRCIOC_0SEL2	TRCIOC_0SEL1	TRCIOC_0SEL0				
After F	Reset 0	0 0	0	0	0	0	0				
Bit	Symbol	Bit Nan	1e		Function	n	R/W				
b0	,	TRCIOC_0 pin sele	-	b2 b1 b0	i difetio		R/W				
		TRCIOC_0 pin sele			CIOC_0 pin not	used					
b1	TRCIOC_0SEL1			0 0 1: P1_			R/W R/W				
b2	TRCIOC_0SEL2	SEL2 0 1 0: P3_4 assigned									
		0 1 1: P0_7 assigned									
			1 0 0: P2_1 assigned								
				1 0 1: P6_	6 assigned						
				1 1 0: P5_3 assigned							
				Other than t							
b3	—	Nothing is assigned	I. The write valu	ue must be 0	. The read valu	e is 0.	—				
b4	TRCIOD_0SEL0	TRCIOD_0 pin sele	ct bits	b6 b5 b4		used	R/W				
b5	TRCIOD_0SEL1			0 0 0: TRCIOD_0 pin not used 0 0 1: P1_0 assigned							
b6	TRCIOD_0SEL2			0 0 1.P1_ 0 1 0:P3_			R/W				
				0 1 0.P3_ 0 1 1:P0_	•						
				1 0 0: P2_	•						
				1 0 0:12_ 1 0 1:P6_	•						
				1 1 0: P5_	•						
					he above: Do r	ot set.					
b7	—	Nothing is assigned	I. The write valu	ue must be 0	. The read valu	e is 0.	—				

# 14.5.4 Timer RC\_0 Pin Select Register 1 (TRC\_0SR1)

The TRC\_0SR1 register is used to select which pin is assigned to timer RC\_0 I/O. To use the I/O pin for timer RC\_0, set this register.

Set the TRC\_0SR1 register before setting the registers associated with timer RC\_0. Also, do not change the set value of this register during timer RC\_0 operation.



## 14.5.5 Timer Pin Select Register (TIMSR)

Ade	dress	002ADh									
	Bit	b7	b6	b5	b4	b3	5	b2	b1	b0	
Sy	/mbol	_						_	—	TRE2OSEL0	
After F	Reset	0	0	0	0	0		0	0	0	
Bit	Symbol Bit Name								Functi	on	R/W
b0	TRE	2OSEL0	TMRE2O pin select bit 0: P0_4 assigned				ned		R/W		
		1: P6_0 assigned									
b1		_	Nothing is	s assigned	. The write	value	must	be 0. The	read value	e is 0.	—
b2		_	Reserved	1			Set to 0.				R/W
b3		_	Nothing is	s assigned	. The write	value	must	be 0. The	read value	e is 0.	—
b4	— Reserved						Set to 0.				
b5		_									
b6		_	1								
b7		_									

The TIMSR register is used to select which pin is assigned as the timer RE2 I/O. To use the I/O pin for timer RE2, set this register.

Set the TIMSR register before setting the registers associated with timer RE2. Also, do not change the set value of this register during the operation of timer RE2.



# 14.5.6 UART0\_0 Pin Select Register (U\_0SR)

Ade	Address 002AEh										
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Sy	Symbol —		—		CLK_0SEL	_	RXD_0SEL		TXD_0SEL		
After F	Reset	0	0	0	0	0	0	0	0		
Bit       b7       b6       b5       b4       b3       b2       b1       b0         Symbol       —       —       —       CLK_OSEL       —       RXD_OSEL       —       TXD_OSEL         After Reset       0       0       0       0       0       0       0       0         Bit       Symbol       Bit Name       Function         b0       TXD_0SEL       TXD_0 pin select bit       0: TXD_0 pin not used       1         b1       —       Nothing is assigned. The write value must be 0. The read value is 0.       0       0         b2       RXD_0SEL       RXD_0 pin select bit       0: RXD_0 pin not used       1       1         b3       —       Nothing is assigned. The write value must be 0. The read value is 0.       0       0						R/W					
-	,		TXD 0 pin					R/W			
20		_0011									
b1			Nothing is a	Nothing is assigned. The write value must be 0. The read value is 0.							
b2	RXD	0SEL	RXD_0 pin	select bit		0: RXD					
						1: P1_5	assigned				
b3			Nothing is a	assigned.	The write value	e must be	0. The read va	lue is 0.			
b4	CLK	_0SEL	CLK_0 pin	select bit		0: CLK_	_0 pin not used			R/W	
						1: P1_6	assigned				
b5			Nothing is a	Nothing is assigned. The write value must be 0. The read value is 0.							
b6		_									
b7											

The U\_0SR register is used to select which pin is assigned to UART0\_0 I/O. To use the I/O pin for UART0\_0, set this register.

Set the U\_0SR register before setting the registers associated with UART0\_0. Also, do not change the set value of this register during UART0\_0 operation.



# 14.5.7 UART0\_1 Pin Select Register (U\_1SR)

Add	dress 002A	١Fh									
	Bit b	o7	b6	b5	b4	b3	b2	b1	b0		
Sy	Symbol —		—	CLK_1SEL1	CLK_1SEL	0 RXD_1SEL1	RXD_1SEL0	TXD_1SEL1	TXD_1SEL0		
After F	Reset	0	0	0	0	0	0	0	0		
Dit				DYN			<b>–</b> <i>i</i>		DAA		
Bit	Symbo			Bit Name			Function		R/W		
b0	TXD_1SE	EL0	TXD_1 pir	n select bits			ain not used		R/W		
b1	TXD_1SE	TXD_1SEL1					oin not used		R/W		
						0 1: P0_1 as	•				
						1 1: Do not s					
b2	RXD 1SF	-10	RXD 1 pir	n select bits		b3 b2					
b3	RXD_1SE		10.00_1 pi			0 0: RXD_1	R/W R/W				
55	100_100					0 1: P0_2 as	1.7.00				
						1 0: P6_4 as					
						1 1: Do not s					
b4	CLK_1SE	EL0	CLK_1 pin	select bits			in not upod		R/W		
b5	CLK_1SE	EL1				0 0: CLK_1 p 0 1: P0_3 as			R/W		
						1 0: P6_2 as					
						1 1: P6_5 as	•				
b6	_		Nothing is	assigned. The	write value						
b7			Nothing is assigned. The write value must be 0. The read value is 0.								
07											

The U\_1SR register is used to select which pin is assigned to UART0\_1 I/O. To use the I/O pin for UART0\_1, set this register.

Set the U\_1SR register before setting the registers associated with UART0\_1. Also, do not change the set value of this register during UART0\_1 operation.



# 14.5.8 UART2 Pin Select Register 0 (U2SR0)

Ade	dress 002B2h	n							
	Bit b7	b6	b5	b4	b3	b2	b1	b0	
Sy	mbol —	RXD2SEL2	RXD2SEL1	RXD2SEL0	—	TXD2SEL2	TXD2SEL1	TXD2SEL0	
After F	Reset 0	0	0	0	0	0	0	0	
		1							
Bit	Symbol		Bit Name			Fu	nction		R/W
b0	TXD2SEL0	TXD2/SDA2 p	in select bits	6		XD2/SDA2 p	in not used		R/W
b1	TXD2SEL1					3_7 assigne			R/W
b2	TXD2SEL2					3_4 assigne			R/W
						o not set.	~		
					1 0 0: D	o not set.			
					1 0 1: P	6_6 assigne	d		
					Other tha	n the above:	Do not set.		
b3	—	Nothing is ass	igned. The v	write value m	ust be 0. 7	The read valu	ue is 0.		—
b4	RXD2SEL0	RXD2/SCL2 p	in select bits	6	b6 b5 b4				R/W
b5	RXD2SEL1					XD2/SCL2 p 3_4 assigne			R/W
b6	RXD2SEL2	1				3_4 assigne			R/W
						4_5 assigne			
						n the above:			
b7	—	Nothing is ass	igned. The v	write value m	ust be 0. 7	The read valu	ue is 0.		—

The U2SR0 register is used to select which pin is assigned to UART2 I/O. To use the I/O pin for UART2, set this register.

Set the U2SR0 register before setting the registers associated with UART2. Also, do not change the set value of this register during UART2 operation.



# 14.5.9 UART2 Pin Select Register 1 (U2SR1)

Ade	dress 00	)2B3ł	า							
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Sy	/mbol	_	—	CTS2SEL1	CTS2SEL0	_	CLK2SEL2	CLK2SEL1	CLK2SEL0	
After F	Reset	0	0	0	0	0	0	0	0	
Bit	Symb	nol		Bit Name			Fi	unction		R/W
b0	CLK2S		CLK2 pin			b2 b1 b0				R/W
b1	CLK2S	EL1					CLK2 pin not P3_5 assigne			R/W
b2	CLK2S	EL2					Do not set.	u		R/W
							P6_5 assigne			
						Other th	an the above:	Do not set.		
b3	—		Nothing is	assigned. The	write value n	nust be 0.	. The read val	ue is 0.		—
b4	CTS2S	EL0	CTS2/RTS	S2 pin select bit	s	b5 b4	TS2/RTS2 pin	not used		R/W
b5	CTS2S	EL1		·			3 3 assigned	not used		R/W
							an the above:	Do not set.		
b6	—		Nothing is	assigned. The	write value n	nust be 0.	. The read val	ue is 0.		—
b7										

The U2SR1 register is used to select which pin is assigned to UART2 I/O. To use the I/O pin for UART2, set this register.

Set the U2SR1 register before setting the registers associated with UART2. Also, do not change the set value of this register during UART2 operation.



# 14.5.10 INT Interrupt Input Pin Select Register 0 (INTSR0)

Ad	dress 002B6	Sh							
	Bit b7	7 b6	b5	b4	b3	b2	b1	b0	
Sy	mbol INT38	SEL1 INT3SEL0	INT2SEL1	INT2SEL0	INT1SEL2	INT1SEL1	INT1SEL0		
After I	Reset 0	0	0	0	0	0	0	0	
Dit	Symbol	r	it Nome		г		Inction		DAA
Bit	Symbol		Bit Name				unction		R/W
b0		Nothing is assig	gned. The v	vrite value n	nust be 0. T	he read valu	ue is 0.		—
b1	INT1SEL0	INT1 pin select	bits		b3 b2 b1	_7 assigne	d		R/W
b2	INT1SEL1					_7 assigne			R/W
b3	INT1SEL2					2_0 assigne			R/W
					0 1 1: Do	- 0			
					1 0 0: P3	3_2 assigne	d		
					Other than	the above:	Do not set.		
b4	INT2SEL0	INT2 pin select	bits		b5 b4	) and impact			R/W
b5	INT2SEL1				_	assigned			R/W
						2 assigned			
						the above:	Do not set.		
b6	INT3SEL0	INT3 pin select	bits		b7 b6	3 assigned			R/W
b7	INT3SEL1				0 0. FS_3	0			R/W
						assigned			
					1 1: Do n	0			
					1 1. DO H	01 501.			

The INTSR0 register is used to select which pin is assigned to  $\overline{\text{INTi}}$  (i = 1 to 3) input. To use  $\overline{\text{INTi}}$ , set this register.

Set the INTSR0 register before setting the registers associated with INTi. Also, do not change the set value of this register during INTi operation.

INT0 is assigned to P4\_5 regardless of the INTSR0 register.



## 14.5.11 I/O Function Pin Select Register (PINSR)

Ade	dress 002E	ress 002B9h													
	Bit b	07	b6	b5	b4	b3	b2	b1	b0						
Sy	mbol -	_	_		_	IOINSEL			XCSEL						
After F	Reset	0	0	0	0	0	0	0	0						
Bit	Symbol		Bit Nam	е			Fund	tion		R/W					
b0	XCSEL	XCIN	I/XCOUT p	in	0: XCIN n	ot connecte	d to P4_3,	XCOUT n	ot connected to P4_4	R/W					
			ect bit						nected to P4_4						
b1	—	Rese	eserved Set to 0.												
b2	—	Nothi	Nothing is assigned. The write value must be 0. The read value is 0.												
b3	IOINSEL	I/O p	ort input fu	nction	0: The I/O	D: The I/O port input function depends on the PDi ( $i = 0$ to 6, 8)									
		selec	t bit		0	register.									
							,		i register is set to 0						
					• •	node), the p	•								
						the value of			s set to 1 (output						
							•		pin input level						
						ess of the P			hun uib at io toi						
b4	—	Nothi	ing is assig		—										
b5	—														
b6	—	1													
b7															

#### XCSEL Bit (XCIN/XCOUT pin connect bit)

The XCSEL bit is used to select whether to assign XCIN and XCOUT to P4\_3 and P4\_4. If set to 0, XCIN is not assigned to P4\_3 and XCOUT is not assigned to P4\_4. If set to 1, XCIN is assigned to P4\_3 and XCOUT is assigned to P4\_4. Refer to **9. Clock Generation Circuit** for information on how to set XCIN and XCOUT.

## IOINSEL Bit (I/O port input function select bit)

When the PDi\_j bit in the PDi register is 1 (output mode), the IOINSEL bit is used to select whether the value read from the PORTi register is the port latch or the pin input level of the I/O port. If set to 0, the value of the port latch is read. If set to 1, the pin input level of the I/O port is read.

Table 14.6 lists I/O Port Values Read by Using IOINSEL Bit. The IOINSEL bit can be used to change the input function of all I/O ports.

Table 14.6 I/O Port Values Read by Using IOINSEL Bit

PDi_j Bit in PDi Register	0 (Inpu	t Mode)	1 (Output Mode)			
IOINSEL bit	0	1	0	1		
I/O port values read	Pin inp	ut level	Port latch value	Pin input level		

i = 0 to 6, 8, j = 0 to 7



# 14.5.12 Pin Assignment Select Register (PMCSEL)

Ado	dress	002BEł	า											
	Bit	b7	b6	b5	b	4	b3	b2	b1	b0				
Sy	/mbol	_	—	—	-	_	PMCSEL3	PMCSEL2	PMCSEL1	PMCSEL0				
After F	Reset	0	0	0	(	)	0	0	0	0				
			r								R/W			
Bit	Syr	mbol	Bit	Name		Function								
b0	PMC	SEL0	Pin assignm	ent select b	oits		b1 b0	at a at			R/W			
b1	PMC	SEL1				0 0 0 0 Do not set. 0 0 0 1 Do not set.								
b2	PMC	SEL2				•••	• • • • •	ot set.			R/W			
b3	PMC	SEL3				0 0	1 1 Stand	dard pin assi	gnment for (	64-pin product	R/W			
						Othe	r than the at	pove: Do not	set.					
b4	-		Nothing is as	ssigned. Th	e write	valu	e must be 0.	The read va	alue is 0.		—			
b5	-	_												
b6	-	_												
b7	-	_												

The PMCSEL register is used to select the assignment of pins.

Once the PMCSEL register is written, no additional writes can be performed.



# 14.5.13 Pull-Up Control Register 0 (PUR0)

Add	dress 0	02C0	Oh								
	Bit	b7	7	b6	b5	b4	b3	b2	b1	b0	
Sy	mbol	PUR	207	PUR06	PUR05	PUR04	PUR03	B PUR02	PUR01	PUR00	
After F	Reset	0		0	0	0	0	0	0	0	
Dit					DYN					<i>.</i> .	<b>D</b> 444
Bit	Symb				Bit Name	9			Func	tion	R/W
b0	PUR	00 F	P0_0	to P0_3 p	ull-up			0: Not pulled	d up		R/W
b1	PUR	01 F	P0_4	to P0_7 p	ull-up			1: Pulled up	(1)		R/W
b2	PUR	)2 F	P1_0	to P1_3 p	ull-up						R/W
b3	PUR	)3 F	P1_4	to P1_7 p	ull-up						R/W
b4	PUR	)4 F	P2_0	to P2_3 p	ull-up						R/W
b5	PUR	05 F	P2_4	to P2_7 p	ull-up						R/W
b6	PUR	06 F	P3_0	to P3_3 p	ull-up						R/W
b7	PUR	)7 F	P3_4	to P3_7 p	ull-up						R/W

Note:

1. When this bit is set to 1 (pulled up), the pin whose port direction bit is set to 0 (input mode) is pulled up.

The set values in the PUR0 register are valid for pins used as input.

## 14.5.14 Pull-Up Control Register 1 (PUR1)

Address	002C1h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol			PUR15	PUR14	PUR13	PUR12	PUR11	PUR10
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	PUR10	P4_3 pull-up	0: Not pulled up	R/W
b1	PUR11	P4_4 to P4_7 pull-up	1: Pulled up <sup>(1)</sup>	R/W
b2	PUR12	P5_0 to P5_3 pull-up	Ť	R/W
b3	PUR13	P5_4, P5_6, P5_7 pull-up		R/W
b4	PUR14	P6_0 to P6_3 pull-up		R/W
b5	PUR15	P6_4 to P6_7 pull-up	Ť	R/W
b6	_	Nothing is assigned. The write value m	nust be 0. The read value is 0.	—
b7	_			

Note:

1. When this bit is set to 1 (pulled up), the pin whose port direction bit is set to 0 (input mode) is pulled up.

The set values in the PUR1 register are valid for pins used as input.



# 14.5.15 Pull-Up Control Register 2 (PUR2)

Ade	dress (	020	C2h									
	Bit	b	07	b6	b5	b4	b3	b2	b1	b0		
Sy	/mbol						—	—	PUR21	PUR20		
After F	Reset		0	0	0	0	0	0	0	0		
Bit	Symb	loc		В	it Name				Function			R/W
b0	PUR	20	P8_0	) to P8_3 p	ull-up		0: Not p		R/W			
b1	PUR	21	P8_4	to P8_6 p	ull-up		1: Pulled	1	R/W			
b2	—		Rese	erved			Set to 0.	1	R/W			
b3	—											
b4	—		Noth	ing is assig	ned. The	write value	must be 0.	The read	value is 0.			—
b5	—											
b6	—											
b7	_											

Note:

1. When this bit is set to 1 (pulled up), the pin whose port direction bit is set to 0 (input mode) is pulled up.

The set values in the PUR2 register are valid For pins used as input.



## 14.5.16 Port P1 Drive Capacity Control Register (P1DRR)

Add	dress 00	02C8h								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Sy	mbol F	P1DRR7	P1DRR6	P1DRR5	P1DRR4	P1DRR3	P1DRR2	P1DRR1	P1DRR0	
After F	Reset	0	0	0	0	0	0	0	0	
						-				 
Bit	Symbo			it Name				Function		R/W
b0	P1DRF	R0 P1_0	) drive capa	acity		0: Low				R/W
b1	P1DRF	R1 P1_1	drive capa	acity		1: High <sup>(</sup>	1)			R/W
b2	P1DRF	R2 P1_2	drive capa	acity		1				R/W
b3	P1DRF	R3 P1_3	drive capa	acity		1				R/W
b4	P1DRF	R4 P1_4	drive capa	acity		1				R/W
b5	P1DRF	R5 P1_5	drive capa	acity		1				R/W
b6	P1DRF	R6 P1_6	drive capa	acity		7				R/W
b7	P1DRF	R7 P1_7	' drive capa	acity						R/W

Note:

1. Both high and low output are set to high drive capacity.

The P1DRR register is used to select whether the drive capacity of the P1 output transistor is set to low or high. The P1DRRj bit (j = 0 to 7) is used to select whether the drive capacity of the output transistor is set to low or high for each pin.

The set values in the P1DRR register are valid for pins used as output.

#### 14.5.17 Port P2 Drive Capacity Control Register (P2DRR)

Ade	dress C	002C9	9h								
	Bit	b7	7	b6	b5	b4	b3	b2	b1	b0	
Sy	mbol	P2DF	RR7	P2DRR6	P2DRR5	P2DRR4	P2DRR3	P2DRR2	P2DRR1	P2DRR0	
After F	Reset	0		0	0	0	0	0	0	0	
											-
Bit	Symb	loc		В	it Name				Function		R/W
b0	P2DR	R0 I	P2_0	drive capa	acity		0: Low	R/W			
b1	P2DR	R1 F	P2_1	drive capa	acity		1: High (	1)			R/W
b2	P2DR	R2	P2_2	drive capa	acity						R/W
b3	P2DR	R3	P2_3	drive capa	acity		1				R/W
b4	P2DR	R4 I	P2_4	drive capa	acity		1				R/W
b5	P2DR	R5	P2_5	drive capa	acity		1				R/W
b6	P2DR	R6 I	P2_6	drive capa	acity		1				R/W
b7	P2DR	R7	P2_7	drive capa	acity						R/W

Note:

1. Both high and low output are set to high drive capacity.

The P2DRR register is used to select whether the drive capacity of the P2 output transistor is set to low or high. The P2DRRj bit (j = 0 to 7) is used to select whether the drive capacity of the output transistor is set to low or high for each pin.

The set values in the P2DRR register are valid for pins used as output.



## 14.5.18 Drive Capacity Control Register 0 (DRR0)

Add	dress (	002C	Ch								
	Bit	b	7	b6	b5	b4	b3	b2	b1	b0	
Sy	Symbol DR		R07	DRR06	_	—	_		DRR01	DRR00	
After F	Reset	(	)	0	0	0	0	0	0	0	
							т				
Bit	Symb	bol		В	t Name				Function		R/W
b0	DRR	00	P0_0	) to P0_3 d	rive capac	ity	0: Low				R/W
b1	DRR	.01	P0_4	to P0_7 d	rive capac	ity	1: High (	1)			R/W
b2			Noth	ing is assig	ned. The v	write value r	nust be 0.	The read	value is 0.		—
b3	_										
b4											
b5											
b6	DRR	DRR06 P3_0 to P3_3 drive capacity 0: Low								R/W	
b7	DRR07 P3_4 to P3_7 drive capacity 1: High <sup>(1)</sup>								R/W		

Note:

1. Both high and low output are set to high drive capacity.

The set values in the DRR0 register are valid for pins used as output.

## DRR00 Bit (P0\_0 to P0\_3 drive capacity)

The DRR00 bit is used to select whether the drive capacity of the P0\_0 to P0\_3 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

#### DRR01 Bit (P0\_4 to P0\_7 drive capacity)

The DRR01 bit is used to select whether the drive capacity of the P0\_4 to P0\_7 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

#### DRR06 Bit (P3\_0 to P3\_3 drive capacity)

The DRR06 bit is used to select whether the drive capacity of the P3\_0 to P3\_3 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

#### DRR07 Bit (P3\_4 to P3\_7 drive capacity)

The DRR07 bit is used to select whether the drive capacity of the P3\_4 to P3\_7 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.



## 14.5.19 Drive Capacity Control Register 1 (DRR1)

Add	dress 002	CDh										
	Bit b		b6	b5	b4	b3	b2	b1	b0			
Sy	mbol		_	DRR15	DRR14	DRR13	DRR12	DRR11	DRR10			
After F	Reset	0	0	0	0	0	0	0	0			
		-				-					<u> </u>	
Bit	Symbol		E	Sit Name				Function			R/W	
b0	DRR10	P4_3	3 drive cap	acity		0: Low						
b1	DRR11	P4_4	to P4_7 c	lrive capaci	ity	1: High (	1: High <sup>(1)</sup>					
b2	DRR12	P5_0	) to P5_3 c	lrive capaci	ity						R/W	
b3	DRR13	P5_4	l, P5_6, P5	5_7 drive ca	apacity						R/W	
b4	DRR14	P6_0	) to P6_3 c	lrive capaci	ity						R/W	
b5	DRR15	P6_4	to P6_7 c	lrive capaci	ity						R/W	
b6	_	Noth	ing is assię	gned. The v	write value	must be 0.	The read v	/alue is 0.			—	
b7	_	7										

Note:

1. Both high and low output are set to high drive capacity.

The set values in the DRR1 register are valid for pins used as output.

#### DRR10 Bit (P4\_3 drive capacity)

The DRR10 bit is used to select whether the drive capacity of the P4\_3 output transistor is set to low or high. This bit is used to select whether the drive capacity of the output transistor is set to low or high for one pin.

#### DRR11 Bit (P4\_4 to P4\_7 drive capacity)

The DRR11 bit is used to select whether the drive capacity of the P4\_4 to P4\_7 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

## DRR12 Bit (P5\_0 to P5\_3 drive capacity)

The DRR12 bit is used to select whether the drive capacity of the P5\_0 to P5\_3 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

#### DRR13 Bit (P5\_4, P5\_6, P5\_7 drive capacity)

The DRR13 bit is used to select whether the drive capacity of the P5\_4, P5\_6, P5\_7 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for three pins.

#### DRR14 Bit (P6\_0 to P6\_3 drive capacity)

The DRR14 bit is used to select whether the drive capacity of the P6\_0 to P6\_3 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

## DRR15 Bit (P6\_4 to P6\_7 drive capacity)

The DRR15 bit is used to select whether the drive capacity of the P6\_4 to P6\_7 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.



## 14.5.20 Drive Capacity Control Register 2 (DRR2)

Address 002CEh													
	Bit b		7	b6	b5	b4	b3	b2	b1	b0			
Sy	Symbol -		_	_					DRR21	DRR20			
After F	Reset	(	C	0	0	0	0	0	0	0	-		
	1						-					R/W	
Bit	Symb	loo		В	it Name				Function				
b0	DRR2	20	P8_0	to P8_3 d	rive capac	ity	0: Low						
b1	DRR2	21	P8_4	to P8_6 d	rive capac	ity	1: High (	1: High <sup>(1)</sup>					
b2			Rese	rved			Set to 0.	Set to 0.					
b3	—												
b4			Nothi	ing is assig	ned. The v	write value	must be 0.	The read	value is 0.			—	
b5	_												
b6	_												
b7	_												

Note:

1. Both high and low output are set to high drive capacity.

The set values in the DRR2 register are valid for pins used as output.

## DRR20 Bit (P8\_0 to P8\_3 drive capacity)

The DRR20 bit is used to select whether the drive capacity of the P8\_0 to P8\_3 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

#### DRR21 Bit (P8\_4 to P8\_6 drive capacity)

The DRR21 bit is used to select whether the drive capacity of the P8\_4 to P8\_6 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for three pins.



## 14.5.21 Input Threshold Control Register 0 (VLT0)

Ade	dress	0020	00h										
	Bit	b	07	b6	b5	b4	b3	b2	b1	b0			
Sy	mbol	VĽ.	T07	VLT06	VLT05	VLT04	VLT03	VLT02	VLT01	VLT00			
After F	Reset		0	0	0	0	0	0	0	0			
Bit	Sum	hal		D	it Name				Function		R/W	7	
	Sym						b1 b0		Function				
b0	VLT		PU IN	put level s	elect dits			50 × VCC			R/W		
b1	VLT	01						35 × VCC			R/W	/	
							1 0:0.7	70 × VCC					
							1 1: Do	not set.					
b2	VLT	02	P1 in	put level se	elect bits		b3 b2	b3 b2 0 0: 0.50 × VCC 0 1: 0.35 × VCC					
b3	VLT	03											
								$70 \times VCC$					
								not set.					
b4	VLT	04	D2 in	put level s	alact hite		b5 b4	101 301.			R/W	7	
			1 2 11	put level s				50 × VCC			R/W		
b5	VLT	05					0 1:0.3	0 1: 0.35 × VCC					
			1 0: 0.70 × VCC										
								o not set.					
b6	VLT	06	P3 in	put level s	elect bits		b7 b6 0 0:0.5	R/W	J				
b7	VLT	07					0 1:0.3	R/W	J				
								70 × VCC					
								not set.					

The VLT0 register is used to select the voltage level of the input threshold values for ports P0 to P3. Bits VLT00 to VLT07 are used to select the input threshold values among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC) for every eight pins.



## 14.5.22 Input Threshold Control Register 1 (VLT1)

Ade	dress 002l	D1h									
	Bit I	57	b6	b5	b4	b3	b2	b1	b0		
Sy	mbol -	_	—	VLT15	VLT14	VLT13	VLT12	VLT11	VLT10		
After F	After Reset 0 0 0 0 0 0 0 0								0		
Dit											
Bit	Symbol			Bit Name				Functior	1	R/W	
b0	VLT10	P4_2	to P4_7 ir	nput level s	elect bits	b1 b0	.50 × VCC			R/W	
b1	VLT11									R/W	
							.35 × VCC				
							.70 × VCC				
							o not set.				
b2	VLT12	P5_0	to P5_4, I	P5_6, P5_7	' input leve	b3 b2	.50 × VCC			R/W	
b3	VLT13	selec	t bits				.30 × VCC			R/W	
							.35 × VCC				
							Do not set.				
b4	VLT14	P6 in	put level s	elect bits		b5 b4	.50 × VCC			R/W	
b5	VLT15						.35 × VCC			R/W	
							.35 × VCC				
				·			Do not set.				
b6	—	Nothi	ing is assig	ned. The v	vrite value	must be 0.	The read v	alue is 0.		-	
b7											

The VLT1 register is used to select the voltage level of the input threshold values for ports P4\_2 to P4\_7, P5\_0 to P5\_4, P5\_6, P5\_7, and P6. Bits VLT10 to VLT15 are used to select the input threshold values among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC).



# 14.5.23 Input Threshold Control Register 2 (VLT2)


Ade	Address 002D2h												
	Bit		b6	b5	b4	b3	b2	b1	b0				
Sy	/mbol							VLT21	VLT20				
After F	Reset	0	0	0	0	0	0	0	0				
Bit	Symbo			Bit Name				Functio	n	R/W			
b0	VLT20				select bits	b1 b0		1 dilotio		R/W			
b1	VLT21		P8_0 to P8_6 input level select bits 0 0: 0.50 × VCC 0 1: 0.35 × VCC 1 0: 0.70 × VCC 1 1: Do not set.										
b2	_	Re	eserved			Set to	0.			R/W			
b3	_												
b4	—	No	Nothing is assigned. The write value must be 0. The read value is 0.										
b5	—												
b6	_												
b7			1										

The VLT2 register is used to select the voltage level of the input threshold values for ports P8\_0 to P8\_6. Bits VLT20 and VLT21 are used to select the input threshold values among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC).



# 14.5.24 Port Pi Register (PORTi) (i = 0 to 6, 8)

Address 002E0h (PORT0), 002E1h (PORT1), 002E4h (PORT2), 002E5h (PORT3), 002E8h (PORT4 <sup>(1)</sup>), 002E9h (PORT5 <sup>(2)</sup>), 002ECh (PORT6), 002F0h (PORT8 <sup>(3)</sup>))



Bit	Symbol	Bit Name	Function	R/W
b0	Pi_0	Port Pi_0 bit	0: Low level	R/W
b1	Pi_1	Port Pi_1 bit	1: High level	R/W
b2	Pi_2	Port Pi_2 bit		R/W
b3	Pi_3	Port Pi_3 bit		R/W
b4	Pi_4	Port Pi_4 bit		R/W
b5	Pi_5	Port Pi_5 bit		R/W
b6	Pi_6	Port Pi_6 bit		R/W
b7	Pi_7	Port Pi_7 bit		R/W

Notes:

- 1. Nothing is assigned to bits P4\_0 and P4\_1 in the PORT4 register.
  - The write value must be 0 for bits P4\_0 and P4\_1 in the P4 register. The read value is 0.
- 2. Nothing is assigned to the P5\_5 bit. The write value must be 0 for the P5\_5 bit. The read value is 0.
- Nothing is assigned to the P8\_7 bit. The write value must be 0 for the P8\_7 bit. The read value is 0.

Data input to and output from external devices are accomplished by reading and writing to the PORTi register. The PORTi register consists of a port latch to retain output data and a circuit to read the pin state. The value written in the port latch is output from the pin. Each bit in the PORTi register corresponds to one port.

# Pi\_j Bit (j = 0 to 7) (Port Pi\_j bit)

The pin level of any I/O port which is set to input mode can be read by reading the corresponding bit in this register. The pin level of any I/O port which is set to output mode can be controlled by writing to the corresponding bit in this register.



## 14.5.25 Port Pi Direction Register (PDi) (i = 0 to 6, 8)

Address 002E2h (PD0 <sup>(1)</sup>), 002E3h (PD1), 002E6h (PD2), 002E7h (PD3), 002EAh (PD4 <sup>(2)</sup>), 002EBh (PD5 <sup>(3)</sup>), 002EEh (PD6), 002F2h (PD8 <sup>(4)</sup>)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PDi_7	PDi_6	PDi_5	PDi_4	PDi_3	PDi_2	PDi_1	PDi_0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	PDi_0	Port Pi_0 direction bit	0: Input mode (functions as an input port)	R/W
b1	PDi_1	Port Pi_1 direction bit	1: Output mode (functions as an output port)	R/W
b2	PDi_2	Port Pi_2 direction bit		R/W
b3	PDi_3	Port Pi_3 direction bit		R/W
b4	PDi_4	Port Pi_4 direction bit		R/W
b5	PDi_5	Port Pi_5 direction bit		R/W
b6	PDi_6	Port Pi_6 direction bit		R/W
b7	PDi_7	Port Pi_7 direction bit		R/W

Notes:

- 1. Write to the PD0 register with the next instruction after that used to set the PRC2 bit in the PRCR register to 1 (write enabled).
- 2. Nothing is assigned to bits PD4\_0 to PD4\_2 in the PD4 register.
  - The write value must be 0 for bits PD4\_0 to PD4\_2 in the PD4 register. The read value is 0.
- 3. Nothing is assigned to the PD5\_5 bit. The write value must be 0 for the PD5\_5 bit. The read value is 0.
- Nothing is assigned to the PD8\_7 bit. The write value must be 0 for the PD8\_7 bit. The read value is 0.

The PDi register is used to select whether I/O ports are used for input or output. Each bit in the PDi register corresponds to one port.



# 14.5.26 I/O Pins Not Controlled by Pin Select Registers

I/O pins that are not controlled by the pin select registers are shown below.

- (1) Clock synchronous serial interface (SSU\_0/IIC\_0) I/O pins
  - SCL\_0: P3\_5 SDA\_0: P3\_7 SSI\_0: P3\_4 SCS\_0: P3\_3 SSCK\_0: P3\_5
- $\begin{array}{r} \text{SSO\_0: P3\_7} \\ \text{(2)} \quad \underline{\text{INT interrupt input pins}} \\ \overline{\underline{\text{INT0: P4\_5}}} \\ \overline{\overline{\text{INT4: P6-5}}} \\ \end{array}$
- (3) Key input interrupt input pins  $\overline{\text{KI0}}$ : P1\_0  $\overline{\text{KI1}}$ : P1\_1  $\overline{\text{KI0}}$ : P1\_2
  - KI2: P1\_2
  - KI3: P1\_3
- (4) Comparator B input pins IVREF1: P1\_6 IVREF3: P3\_4 IVCMP1: P1\_7 IVCMP3: P3\_3
- (5) UART0 I/O pins TXD\_0: P1\_4 RXD\_0: P1\_5 CLK\_0: P1\_6
- (6) UART2 I/O pins <u>CTS2</u>: P3\_3 <u>RTS2</u>: P3\_3
- (7) Timer RJ input pins TRJO\_0: P3\_0
- (8) Timer RB2 input pins TRBO\_0: P1\_3



## 14.6 Handling of Unassigned Pins

Table 14.7 lists the Handling of Unassigned Pins and Figure 14.13 shows the Handling of Unassigned Pins.

Table 14.7	Handling of Unassigned Pins
------------	-----------------------------

Pin Name	Connection
Ports P0, P1, P2, P3, P4_3 to P4_7, P5_0 to P5_4, P5_6, P5_7, P6, P8_0 to P8_6	<ul> <li>For each of these pins either:</li> <li>Set the pin to input mode and either connect it to VSS through a resistor (pull-down) or connect it to VCC through a resistor (pull-up) <sup>(1)</sup></li> <li>Or:</li> </ul>
	<ul> <li>Set each of these pins to output mode and leave it open (1, 2)</li> </ul>
Port P4_2/VREF	Connect to VCC
RESET (3)	Connect to VCC through a resistor (pull-up) <sup>(1)</sup>

Notes:

1. Connect these unused pins to the MCU using the shortest wire length (2 cm or less) possible.

2. If these ports are set to output mode and left open, they remain in input mode until they are switched to output mode by a program. The voltage level of these pins may be unstable and the power current may increase while the ports remain in input mode. The content of the direction registers may change due to noise or program runaway caused by noise. The program should periodically reconfigure the content for enhanced reliability.

3. When the power-on reset is used.




Figure 14.13 Handling of Unassigned Pins



# 15. Timer RJ

Timer RJ is a 16-bit timer that can be used for pulse output, external pulse width or period measurement, and counting external events.

Timer RJ contains timer RJ\_0. This timer consists of a reload register and a down counter which are allocated to the same address.

## 15.1 Overview

Table 15.1 lists the Timer RJ Specifications and Figure 15.1 shows the Timer RJ Block Diagram.

Item		Description		
Operating	Timer mode	The count source is counted.		
modes	Pulse output mode	The count source is counted and the output is inverted at each underflow of the timer.		
	Event counter mode	An external event is counted.		
Pulse width measurement mode		An external pulse width is measured.		
	Pulse period measurement mode	An external pulse period is measured.		
Count source	)	f1, f2, f8, fOCO, fC1, or fC32 selectable		
Interrupt		<ul> <li>When the counter underflows.</li> <li>When the measurement of the active width of the external input (TRJIO) is completed in pulse width measurement mode.</li> <li>When the set edge of the external input (TRJIO) is input in pulse period measurement mode.</li> </ul>		
Selectable functions		<ul> <li>Coordination with the hardware LIN module Input from the hardware LIN module can be used for counter reload operation.</li> <li>Coordination with the event link controller (ELC) Event input from the ELC is selectable as a count source.</li> </ul>		

Table 15.1 Timer RJ Specifications






Figure 15.1 Timer RJ Block Diagram

#### 15.2 I/O Pins

Table 15.2 lists the Timer RJ Pin Configuration.

Table 15.2	Timer RJ Pin Configuration
------------	----------------------------

Pin Name	I/O	Function
INT1	Input	External input for timer RJ_0
TRJIO	Input/Output	External event input and pulse output for timer RJ
TRJO	Output	Pulse output for timer RJ




#### 15.3 Registers

Table 15.3 lists the Timer RJ Register Configuration.

Table 15.3	Timer RJ	Register	Configuration
------------	----------	----------	---------------

Register Name	Symbol	After Reset	Address	Access Size
Timer RJ_0 Counter Register	TRJ_0	FFFFh	00110h	16
Timer RJ_0 Control Register	TRJCR_0	00h	00112h	8
Timer RJ_0 I/O Control Register	TRJIOC_0	00h	00113h	8
Timer RJ_0 Mode Register	TRJMR_0	00h	00114h	8
Timer RJ_0 Event Pin Select Register	TRJISR_0	00h	00115h	8

# 15.3.1 Timer RJ Counter Register (TRJ)



Bit	Symbol	Function	Setting Range	R/W
b15 to b0		16-bit counter and reload register <sup>(1, 2)</sup>	0001h to FFFFh	R/W

Notes:

1. When 1 is written to the TSTOP bit in the TRJCR register, the 16-bit counter is forcibly stopped and set to FFFFh.

2. The TRJ register must be accessed in 16-bit units. Do not access this register in 8-bit units.

TRJ is a 16-bit register. The write value is written to the reload register and the read value is read from the counter.

The states of the reload register and the counter change depending on the TSTART bit in the TRJCR register. For details, refer to **15.4.1 Reload Register and Counter Rewrite Operation**.



# 15.3.2 Timer RJ Control Register (TRJCR)

Address	Address 00112h (TRJCR_0)									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol		_	TUNDF	TEDGF		TSTOP	TCSTF	TSTART		
After Reset										

Bit	Symbol	Bit Name	Function	R/W
b0	TSTART	Timer RJ count start bit	0: Count stops	R/W
		(1)	1: Count starts	
b1	TCSTF	Timer RJ count status flag	0: Count stops	R
		(1)	1: Count in progress	
b2	TSTOP	Timer RJ count forced stop bit <sup>(2)</sup>	When 1 is written to this bit, the count is forcibly	W
			stopped. The read value is 0.	
b3	—	Nothing is assigned. The write value n	nust be 0. The read value is 0.	—
b4	TEDGF	Active edge judgement flag	0: No active edge received	R/W
		(3)	1: Active edge received	
b5	TUNDF	Timer RJ underflow flag	0: No underflow	R/W
		(3)	1: Underflow	
b6	—	Nothing is assigned. The write value n	nust be 0. The read value is 0.	—
b7				

Notes:

- 1. For notes on using bits TSTART and TCSTF, refer to 15.5 Notes on Timer RJ (2).
- 2. When 1 (count is forcibly stopped) is written to the TSTOP bit, bits TSTART and TCSTF are initialized at the same time. The pulse output level is also initialized.
- 3. Write to the TRJCR register using the MOV instruction. If the read-modify-write instruction is executed to set the TRJCR register, bits TEDGF and TUNDF may be erroneously set to 0 depending on the timing.

## TSTART Bit (Timer RJ count start bit)

Count operation is started by writing 1 to the TSTART bit and stopped by writing 0. When the TSTART bit is set to 1 (count starts), the TCSTF bit is set to 1 (count in progress) in synchronization with the count source. Also, after 0 is written to the TSTART bit, the TCSTF bit is set to 0 (count stops) in synchronization with the count source. For details, refer to **15.5 Notes on Timer RJ (2)**.

# TCSTF Bit (Timer RJ count status flag)

- [Conditions for setting to 0]
- When 0 is written to the TSTART bit (the TCSTF bit is set to 0 in synchronization with the count source).
- When 1 is written to the TSTOP bit.
- [Condition for setting to 1]
- When 1 is written to the TSTART bit (the TCSTF bit is set to 1 in synchronization with the count source).

# **TEDGF Bit (Active edge judgement flag)**

- [Condition for setting to 0]
- When 0 is written to this bit by a program.
- [Conditions for setting to 1]
- When the measurement of the active width of the external input (TRJIO) is completed in pulse width measurement mode.
- The set edge of the external input (TRJIO) is input in pulse period measurement mode.

# TUNDF Bit (Timer RJ underflow flag)

- [Condition for setting to 0]
- When 0 is written to this bit by a program.
- [Condition for setting to 1]
- When the counter underflows.



# 15.3.3 Timer RJ I/O Control Register (TRJIOC)

Address	00113h (TF	RJIOC_0)						
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TIOGT1	TIOGT0	TIPF1	TIPF0	TIOSEL	TOENA	TOPCR	TEDGSEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	I/O polarity switch bit	Function varies depending on the operating mode (refer to Tables 15.4 and 15.5).	R/W
b1	TOPCR	TRJIO output control bit (1)	0: TRJIO output enabled (toggle output is started) 1: TRJIO output disabled (toggle output is stopped)	R/W
b2	TOENA	TRJO output enable bit	0: TRJO output disabled (port) 1: TRJO output enabled	R/W
b3	TIOSEL	Event input select bit	0: Input from TRJIO pin 1: Input from hardware LIN	R/W
b4	TIPF0	TRJIO input filter select bits	<sup>b5 b4</sup> 0 0: No filter	R/W
b5	TIPF1		<ul> <li>0 1: Filter enabled, sampling at f1</li> <li>1 0: Filter enabled, sampling at f8</li> <li>1 1: Filter enabled, sampling at f32</li> </ul>	R/W
b6	TIOGT0	TRJIO count control bits	0 0: Event is counted	R/W
b7	TIOGT1	(2, 3)	<ul> <li>0 0. Event is counted</li> <li>0 1: Event is counted only during INT1 high-level period</li> <li>1 0: Event is counted during timer RC output signal period specified by RCCPSEL bit in TRJISR register</li> <li>1 1: Do not set.</li> </ul>	R/W

Notes:

- 1. Set the TOPCR bit after the setting of the TRJMR register is completed.
- 2. The period to count the event is selected by the RCCPSEL2 bit when the timer RC output signal is used.
- 3. Bits TIOGT0 and TIOGT1 are enabled only in event counter mode.

# **TEDGSEL Bit (I/O polarity switch bit)**

The TEDGSEL bit is used to switch the TRJO output polarity and the TRJIO I/O edge and polarity. In pulse output mode, only the polarities of the TRJO output and the TRJIO output are controlled. The TRJO output and TRJIO output are initialized when the TRJMR register is written or 1 is written to the TSTOP bit in the TRJCR register.

Table 15.4	TRJIO I/O Edge and Polarity Switching
------------	---------------------------------------

Operating Mode	Function
Timer mode	Not used (I/O port)
Pulse output mode	<ul><li>0: Output is started at high (initialization level is high)</li><li>1: Output is started at low (initialization level is low)</li></ul>
Event counter mode	0: Count at rising edge 1: Count at falling edge
Pulse width measurement mode	0: Low-level width is measured 1: High-level width is measured
Pulse period measurement mode	<ul><li>0: Measure from one rising edge to the next rising edge</li><li>1: Measure from one falling edge to the next falling edge</li></ul>

#### Table 15.5 TRJO Output Polarity Switching

Operating Mode	Function
	0: Output is started at low (initialization level is low)
	1: Output is started at high (initialization level is high)



# **TOPCR Bit (TRJIO output control bit)**

The TOPCR bit is enabled only in pulse output mode. When this bit is set to 0, output is inverted. When this bit is set to 1, output is disabled and the port selected as the TRJIO function is held in the high-impedance state. In other operating modes, the functions listed in Table 15.6 are supported regardless of the setting of the TOPCR bit.

#### Table 15.6 TRJIO Pin Function

Operating Mode	Function
Timer mode	Not used (I/O port)
Event counter mode	Event count input (count source input)
Pulse width measurement mode	Input for pulse width measurement
Pulse period measurement mode	Input for pulse period measurement

## **TIOSEL Bit (Event input select bit)**

When using as hardware LIN, set the TIOSEL bit to 1.

# Bits TIPF0 and TIPF1 (TRJIO input filter select bits)

These bits are used to specify the sampling frequency of the filter for the TRJIO input. If the input to the TRJIO pin is sampled and the value matches three successive times, the input is determined.



## 15.3.4 Timer RJ Mode Register (TRJMR)

Address	00114h (TF	RJMR_0)						
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TCKCUT	TCK2	TCK1	TCK0	TEDGPL	TMOD2	TMOD1	TMOD0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TMOD0	Timer RJ operating mode select bits <sup>(1)</sup>	b2 b1 b0 0 0 0: Timer mode	R/W
b1	TMOD1		0 0 1: Pulse output mode	R/W
b2	TMOD2		<ul> <li>0 1 0: Event counter mode</li> <li>0 1 1: Pulse width measurement mode</li> <li>1 0 0: Pulse period measurement mode</li> <li>Other than the above: Do not set.</li> </ul>	R/W
b3	TEDGPL	TRJIO edge polarity select bit <sup>(2)</sup>	0: One edge 1: Both edges	R/W
b4	TCK0	Timer RJ count source select bits <sup>(3, 4)</sup>	b6 b5 b4 0 0 0; f1	R/W
b5	TCK1		0 0 1: f8	R/W
b6	TCK2		0 1 0: fOCO 0 1 1: f2 1 0 0: fC32 1 0 1: Event input from event link controller (ELC) 1 1 0: fC1 1 1 1: Do not set.	R/W
b7	TCKCUT	Timer RJ count source cutoff bit	0: Count source is supplied 1: Count source is cut off	R/W

Notes:

1. Operating mode can be changed only when the count is stopped (the TSTART bit in the TRJCR register is 0 (count stops) and the TCSTF bit is 0 (count stops).

Do not change operating mode during count operation.

- 2. The TEDGPL bit is enabled only in event counter mode.
- 3. When event counter mode is selected, the external input (TRJIO) is selected as the count source regardless of the setting of bits TCK0 to TCK2.
- 4. Do not switch or cut off the count source during count operation. When switching or cutting off the count source, confirm that the TSTART bit in the TRJCR register is 0 (count stops) and the TCSTF bit is 0 (count stops).

Writing to the TRJMR register initializes the TRJO output and the TRJIO output from timer RJ. For details on the output level at initialization, refer to the description of the TEDGESEL bit shown in **15.3.3 Timer RJ I/O Control Register (TRJIOC)** 



# 15.3.5 Timer RJ Event Pin Select Register (TRJISR)

Ade	dress (	)0115h	(TRJISF	R_0)							
	Bit	b7		b6	b5	b4	b3	b2	b1	b0	
Sy	/mbol	_		_	—		—	RCCPSEL2	RCCPSEL1	RCCPS	EL0
After F	Reset	0		0	0	0	0	0	0	0	
				<b>D</b> <sup>1</sup> /2 <b>N</b>							544
Bit	Syn	nbol		Bit Na	ame			Function			R/W
b0	RCCF	SEL0	Timer R	C output	t signal select	0 0: TRO	חסוי				R/W
b1	RCCF	SEL1	bits			0 1: TRO 1 0: TRO 1 1: TRO	CIOC				R/W
b2	RCCF	SEL2	Timer R inversio	C output	t signal			of timer RC out of timer RC out			R/W
b3	-	-	Nothing	is assig	ned. The writ	e value mus	t be 0. The	read value is	0.		
b4	-	-									
b5	-	_									
b6	-	_									
b7	_	_									

This register is used in event counter mode. Enabled only when bits TIOGT1 and TIOGT0 in the TRJIOC register are 10b (event is counted during timer RC output signal period specified by bits RCCPSEL0 and RCCPSE1 in TRJISR register).

The connection between event input from timer RC and timer RJ\_0 is shown below.

• Timer RC\_0  $\rightarrow$  timer RJ\_0



# 15.4 Operation

## 15.4.1 Reload Register and Counter Rewrite Operation

Regardless of the operating mode, the timing of the rewrite operation to the reload register and the counter differs depending on the value of the TSTART bit in the TRJCR register. When the TSTART bit is 0 (count stops), the count value is directly written to the reload register, and then to the counter in synchronization with the next count source. When the TSTART bit is 1 (count starts), the value is written to the reload register in synchronization with the count source, and then to the counter in synchronization with the next count source. Figure 15.2 shows the Timing of Rewrite Operation with TSTART Bit Value.




Figure 15.2 Timing of Rewrite Operation with TSTART Bit Value



# 15.4.2 Timer Mode

In this mode, the counter is decremented by the count source selected by bits TCK0 to TCK2 in the TRJMR register.

In timer mode, the count value is decremented by 1 each time the count source is input. If the next count source is input after the count value reaches 0000h, the set value in the reload register is loaded, and an underflow occurs, generating an interrupt.

Figure 15.3 shows an Operation Timing Example in Timer Mode.




Figure 15.3 Operation Timing Example in Timer Mode



## 15.4.3 Pulse Output Mode

In this mode, the counter is decremented by the count source selected by bits TCK0 to TCK2 in the TRJMR register, and the output levels of pins TRJIO and TRJO are inverted for output each time the timer value underflows.

In pulse output mode, the count value is decremented by 1 each time the count source is input. If the next count source is input after the count value reaches 0000h, the set value in the reload register is loaded, and an underflow occurs, generating an interrupt.

In addition, a pulse can be output from pins TRJIO and TRJO. The output level is inverted each time an underflow occurs. The pulse output from the TRJIO pin can be stopped by the TOPCR bit in the TRJIOC register.

Also, the output level can be selected by the TEDGSEL bit in the TRJIOC register.

Figure 15.4 shows an Operation Timing Example in Pulse Output Mode when TEDGSEL Bit is 0.

When the TEDGSE	L bit in the TRJIOC register is set to 0 (output is started at high (initial level is high))
V	/rite 1 to the TSTART bit by a program Write 1 to the port I/O control bit (PM bit) selected as the TRJIO function
Write 0002h to the TRJ	register by a program Write 0004h to the TRJ register by a program
Count source	
TSTART bit in TRJCR register	
TRJ register	FFFh 0002h 0004h
Reload register	FFFh 0002h 0004h
Timer RJ counter	
TRJIO pin output enabled	
TRJO pin output	
TRJIO pin output	High-impedance state (1)
TUNDF bit in TRJCR register	
IR bit in TRJIC register	Set to 0 by a program
	Acknowledgement of an interrupt request
	Note: 1. The TRJIO pin becomes high impedance by output enable control on the port selected as the TRJIO function.

Figure 15.4 Operation Timing Example in Pulse Output Mode

#### 15.4.4 Event Counter Mode

In this mode, the counter is decremented by an external event signal (count source) input to the TRJIO pin. Various periods for counting events can be set by bits TIOGT0 and TIOGT1 in the TRJIOC register and the TRJISR register. In addition, the filter function for the TRJIO input can be specified by bits TIPF0 and TIPF1 in the TRJIOC register.

Also, the output from the TRJO pin can be toggled even in event counter mode.

When event counter mode is used, refer to 15.5 Notes on Timer RJ (3).

Figure 15.5 shows an Operation Timing Example in Event Counter Mode (1).

Bits TMOD2 to TMOD0	X	010b
	The event is counted at the rising edge	
TRJIOC register	X	00h
TSTART bit in TRJCR register _	Event input starts	– Event input ends
Event input to TRJIO pin		
— Timer RJ counter	FFFFh (FFFEh) FFFDh	

Figure 15.5 Operation Timing Example in Event Counter Mode (1)

Figure 15.6 shows an operation example for counting in event counter mode during the specified period (bits TIOGT1 and TIOGT0 in the TRJIOC register are set to 01b or 10b).




Figure 15.6 shows an operation example during the specified period for the external interrupt pin, but the same timing also applies during the specified period for PWM input.

RENESAS

#### 15.4.5 Pulse Width Measurement Mode

In this mode, the pulse width of an external signal input to the TRJIO pin is measured.

In pulse width measurement mode, when the level specified by the TEDGSEL bit in the TRJIOC register is input to the TRJIO pin, the decrement is started with the selected count source. When the specified level on the TRJIO pin ends, the counter is stopped, the TEDGF bit in the TRJCR register is set to 1 (active edge received) and an interrupt is generated. The measurement of pulse width data is performed by reading the count value while the counter is stopped. Also, when the counter underflows during measurement, the TUNDF bit in the TRJCR register is set to 1 (underflow) and an interrupt is generated.

Figure 15.7 shows an Operation Timing Example in Pulse Width Measurement Mode.

When accessing bits TEDGF and TUNDF in the TRJCR register, refer to 15.5 Notes on Timer RJ (4).




Figure 15.7 Operation Timing Example in Pulse Width Measurement Mode



#### 15.4.6 Pulse Period Measurement Mode

In this mode, the pulse period of an external signal input to the TRJIO pin is measured.

The counter is decremented by the count source selected by bits TCK0 to TCK2 in the TRJMR register. When a pulse with the period specified by the TEDGSEL bit in the TRJIOC register is input to the TRJIO pin, the count value is transferred to the read-out buffer at the rising edge of the count source. The value of the reload register is loaded into the counter at the next rising edge. Simultaneously, the TEDGF bit in the TRJCR register is set to 1 (active edge received) and an interrupt is generated. The read-out buffer (TRJ register) is read at this time and the difference from the reload value (refer to **15.5 Notes on Timer RJ (5)**) is the period data of the input pulse. The period data is retained until the read-out buffer is read. When the counter underflows, the TUNDF bit in the TRJCR register is set to 1 (underflow) and an interrupt is generated.

Figure 15.8 shows an Operation Timing Example in Pulse Period Measurement Mode.

Only input pulses with a period longer than twice the period of the count source. Also, the low-level and highlevel widths must both be longer than the period of the count source. If a pulse period shorter than these conditions is input, the input may be ignored.




Figure 15.8 Operation Timing Example in Pulse Period Measurement Mode



# 15.4.7 Coordination with Event Link Controller (ELC)

Through coordination with the ELC, event input from the ELC can be set to be the counter count source. Bits TCK0 to TCK2 in the TRJMR register are used to count at the rising edge of event input from the ELC. The ELC setting procedure is shown below:

• Procedure for starting operation

- (1) Set the event output destination select register (ELSELRn) for the event link controller (ELC).
- (2) Set the operating mode for the event generation source.
- (3) Set the mode for timer RJ.
- (4) Start the count operation of timer RJ.
- (5) Start the operation of the event generation source.

• Procedure for stopping operation

- (1) Stop the operation of the event generation source.
- (2) Stop the count operation of timer RJ.
- (3) Set the event output destination select register (ELSELRn) for the event link controller (ELC) to 0.

Refer to 15.5 Notes on Timer RJ (13) for coordination with the ELC module.

## 15.4.8 I/O Settings for Each Mode

Tables 15.7 and 15.8 list the states of pins TRJO and TRJIO in each mode.

#### Table 15.7 TRJO Pin Setting (when TONEA Bit is Enabled) <sup>(1)</sup>

Operating Mode	TRJIOC	TRJO Pin Output	
Operating Mode	TOENA Bit	TEDGSEL Bit	
All modes	1	1	Inverted output
		0	Normal output
	0	0 or 1	Output disabled

Note:

1. When setting TRJO and TRJIO as external pins, it is necessary to set the TRJ\_0SR register other than the timer RJ control register (shown above). Refer to **14. I/O Ports** for details.

#### Table 15.8 TRJIO Pin Setting (1)

Operating Mode	TRJIOC	TRJIO Pin I/O	
Operating Mode	TOPCR Bit	TEDGSEL Bit	
Timer mode	0 or 1	0 or 1	Input
Pulse output mode	1	0 or 1	Output disabled
	0	1	Normal output
		0	Inverted output
Event counter mode	0 or 1	0 or 1	Input
Pulse width measurement mode			
Pulse period measurement mode			

Note:

1. When setting TRJO and TRJIO as external pins, it is necessary to set the TRJ\_0SR register other than the timer RJ control register (shown above). Refer to **14. I/O Ports** for details.

#### 15.5 Notes on Timer RJ

(1) The timer count is stopped after a reset. Start the count only after setting the values of the registers associated timer RJ <sup>(1)</sup>.

Note:

- 1. Registers associated with timer RJ: TRJCR, TRJIOC, TRJMR, TRJ, and TRJISR
- (2) There are the following restrictions on register access while the count is stopped, depending on the timer mode:
  - Event count mode

After 1 (count starts) is written to the TSTART bit in the TRJCR register while the count is stopped, the TCSTF bit in the TRJCR register remains 0 (count stops) for two cycles of the CPU clock. Do not access the registers associated with timer RJ <sup>(1)</sup> other than the TCSTF bit until this bit is set to 1 (count in progress). After the TCSTF bit is set to 1, the count is started from the first active edge of the count source.

After 0 (count stops) is written to the TSTART bit during a count operation, the TCSTF bit remains 1 for two cycles of the CPU clock. When the TCSTF bit is set to 0, the count is stopped. Do not access the registers associated with timer RJ <sup>(1)</sup> other than the TRJ register until the TCSTF bit is set to 0. Writing to the TRJ register has no effect until the TRJIO pin is set to the inactive level (low level when the TEDGSEL bit in the TRJIOC register is 0 and high level when this bit is 1). To change the TRJ register in this case, use the following procedure:

- 1. Write 0 to the TSTART bit to stop the count.
- 2. Wait until the TCSTF bit is set to 0.
- 3. Set bits TIPF1 and TIPF0 in the TRJIOC register to 00b (no filter). This setting is not necessary when no digital filter is used.
- 4. Write 1 and then write 0 to the TEDGSEL bit.
- 5. Set the TEDGSEL bit to the previous value (value before step 4).
- 6. Set bits TIPF1 and TIPF0 to the previous value (value before step 3).
- 7. Access the TRJ register.
- Modes other than event count mode

After 1 (count starts) is written to the TSTART bit while the count is stopped, the TCSTF bit remains 0 (count stops) for three cycles of the count source. Do not access the registers associated with timer RJ <sup>(1)</sup> other than the TCSTF bit until this bit is set to 1 (count in progress). After the TCSTF bit is set to 1, the count is started at the first active edge of the counter source.

After 0 (count stops) is written to the TSTART bit during a count operation, the TCSTF bit remains 1 for three cycles of the count source. When the TCSTF bit is set to 0, the count is stopped. Do not access the registers associated with timer RJ <sup>(1)</sup> other than the TCSTF bit until this bit is set to 0.

Note:

- 1. Registers associated with timer RJ: TRJ, TRJCR, TRJIOC, and TRJMR
- (3) In event counter mode, set the TSTART bit in the TRJCR register to 1 (count starts), and then input an external event after the TCSTF bit is set to 1.

Number of counted events = initial value in the counter – value in the counter on completion of the valid event +1

(4) In pulse width/pulse period measurement modes, bits TEDGF and TUNDF in the TRJCR register used are set to 0 by writing 0 by a program, but remain unchanged even if 1 is written to these bits. If a bit manipulation instruction is used to set the TRJCR register, bits TEDGF and TUNDF may be erroneously set to 0 depending on the timing, even when the TEDGF bit is set to 1 (active edge received) and the TUNDF bit is set to 1 (underflow) during execution of the instruction.

In order to avoid this, set bits TEDGF and TUNDF to 1 using the MOV instruction.

- (5) The period for pulse period measurement mode is calculated as follows:
- The period data of the input pulse = (initial value set in the counter value read from the read-out buffer) + 1
  (6) Insert two NOP instructions between writing to and reading from registers associated with the TRJ counter while the timer RJ count is stopped.
- (7) When the TSTART bit in the TRJCR register is 1 (count starts) or the TCSTF bit is 1 (count in progress), allow at least three cycles of the count source clock between writes when writing to the TRJ register successively.
- (8) When the operating mode is switched, the values of bits TEDGF and TUNDF are undefined. Write 0 (no active edge received) to the TEDGF bit and 0 (no underflow) to the TUNDF bit before starting timer RJ count.

- (9) When bits TSTART and TCSTF are 0 (count stops), switch to module standby mode. For details on switching to module standby mode, refer to **10.2.9 Module Standby Control Register 2** (MSTCR2).
- (10) For pulse width measurement mode or pulse period measurement mode, perform settings in the following order:
  - 1. Set the registers associated with timer RJ.
  - Set the TSTART bit to 1 (count starts) and then wait until the TCSTF bit is set to 1 (count is in progress).
     Input an external event.
- (11) In pulse period measurement mode, the processing on completion of the first measurement is invalid (the measured value is valid for the second and subsequent times)
- (12) The TRJ register must not be set to 0000h.
- (13) In pulse width measurement mode, do not select an event from the event link controller (ELC) as the count source. During coordinated operation with the ELC (bits TCK2 to TCK0 in the TRJMR register = 101b), set the TSTART bit in the TRJCR register to 1 first and then wait until the TCSTF bit is set to 1 before inputting an event from the ELC. After the count of the valid event is completed, set the TSTART bit to 0.
- (14) Set the TOPCR bit in the TRJIOC register after the setting of the TRJMR register is completed.
- (15) The registers associated with timer RJ operating mode (TRJIOC, TRJMR, and TRJISR) can be changed only when the count is stopped (both the TSTART and TCSTF bits in the TRJCR register are 0 (count stops)). Do not change these registers during count operation.



# 16. Timer RB2

Timer RB2 can be used as an 8-bit timer with an 8-bit prescaler or as a 16-bit timer. The prescaler and timer each consist of a reload register and counter which are allocated to the same address. Timer RB2 has timer RB2 primary and timer RB2 secondary reload registers.

#### 16.1 Overview

Table 16.1 lists the Timer RB2 Specifications and Figure 16.1 shows the Timer RB2 Block Diagram.

	Item	Description				
Operating modes	Timer mode	An internal count source or timer RJ underflow is counted.				
	Programmable waveform generation mode	An arbitrary pulse width is output successively.				
	Programmable one-shot generation mode	A one-shot pulse is output.				
	Programmable wait one-shot generation mode	A delayed one-shot pulse is output.				
Count source	9	f1, f2, f4, f8, f32, or timer RJ underflow selectable				
Interrupt		Timer RB2 underflow				
Selectable fu	Inction	Coordination with the event link controller (ELC)     Event input from the ELC can be used for timer RB2 one-shot st				

Table 16.1 Timer RB2 Specifications






Figure 16.1 Timer RB2 Block Diagram



#### 16.2 I/O Pins

Table 16.2 lists the Timer RB2 Pin Configuration.

#### Table 16.2 Timer RB2 Pin Configuration

Pin Name	I/O	Function
INT0	Input	External trigger
TRBO	Output	Continuous pulse output or one-shot pulse output

For details on INTO, refer to **11. Interrupts**. After a reset has been cleared, do not use the digital filter immediately after the setting is changed from 'no filter' to 'filter enabled' by setting the INTF register. Wait for four cycles of the sampling clock and then set the INOSTG bit in the TRBIOC register to 1 (one-shot trigger to INTO pin enabled).



#### 16.3 Registers

Table 16.3 lists the Timer RB2 Register Configuration.

Register Name	Symbol	After Reset	Address	Access Size
Timer RB2_0 Control Register	TRBCR_0	00h	00130h	8
Timer RB2_0 One-Shot Control Register	TRBOCR_0	00h	00131h	8
Timer RB2_0 I/O Control Register	TRBIOC_0	00h	00132h	8
Timer RB2_0 Mode Register	TRBMR_0	00h	00133h	8
8-bit timer with 8-bit prescaler: Timer RB2_0 Prescaler Register 16-bit timer: Timer RB2_0 Primary/Secondary Register (Lower 8 Bits)	TRBPRE_0	FFh	00134h	8-bit timer: 8 16-bit timer: 16 <sup>(1)</sup>
8-bit timer with 8-bit prescaler: Timer RB2_0 Primary Register 16-bit timer: Timer RB2_0 Primary Register (Higher 8 Bits)	TRBPR_0	FFh	00135h	8-bit timer: 8 16-bit timer: 16 <sup>(1)</sup>
8-bit timer with 8-bit prescaler: Timer RB2_0 Secondary Register 16-bit timer <sup>(1)</sup> : Timer RB2_0 Secondary Register (Higher 8 Bits)	TRBSC_0	FFh	00136h	8
Timer RB2_0 Interrupt Request Register	TRBIR_0	00h	00137h	8

Note:

1. While using the 16-bit timer, when accessing registers TRBPRE, TRBPR, and TRBSC in 8-bit units (8-bit access), always access the lower byte first and then the higher byte.

The method for accessing these registers is shown as follows:

• In timer mode and programmable one-shot generation mode The value of the TRBPR register is counted with the higher 8 bits and the value of TRBPRE register is counted with the lower 8 bits. The TRBSC register is not used.

• In programmable waveform generation mode The values of registers TRBPR and TRBSC are counted alternately with the higher 8 bits and the value of the TRBPRE register is counted with the lower 8 bits.

In programmable wait one-shot generation mode
 As the wait time, the value of the TRBPR register is counted with the higher 8 bits and the value of the
 TRBPRE register is counted with the lower 8 bits.
 As the pulse width, the value of the TRBSC register is counted with the higher 8 bits and the value of the
 TRBPRE register is counted with the lower 8 bits.



R/W

# 16.3.1 Timer RB2 Control Register (TRBCR)

Address 00130h (TRBCR_0)													
		Bit	b	07	b6	b5	b4	b3	b2	b1	b0		
	Sy	/mbol	-	_	—	—			TSTOP	TCSTF	TSTART		
	After Reset			0	0	0	0	0	0	0	0		
		-											
	Bit	Sym	bol		Bit Name				Function				
	b0	TSTA	٨RT	Timer RB2 count start bit				0: Cou	0: Count stops				
				(1)					1. Count starts				

		(1)	1: Count starts		
b1	TCSTF	Timer RB2 count status flag	0: Count stops	R	
		(1)	1: Count in progress		
b2	TSTOP	Timer RB2 count forced stop bit <sup>(2)</sup>	When 1 is written to this bit, the count is forcibly	R/W	
			stopped. The read value is 0.		
b3	—	Nothing is assigned. The write value must be 0. The read value is 0.			
b4	—				
b5	—				
b6	—				
b7	—				

Notes:

- 1. For notes on using bits TSTART and TCSTF, refer to 16.8 Notes on Timer RB2.
- When 1 (count is forcibly stopped) is written to the TSTOP bit, the counter, registers TRBPRE, TRBPR, and TRBSC, bits TSTART and TCSTF, and bits TOSST, TOSSP, and TOSSTF in the TRBOCR register are initialized. The TRBO output is also initialized. For details on the initial state of the TRBO output, refer to 16.5.3 TOCNT Bit Setting and Pin States.

#### **TSTART Bit (Timer RB2 count start bit)**

Count operation is started by writing 1 to the TSTART bit and stopped by writing 0. When the TSTART bit is set to 1 (count starts), the TCSTF bit is set to 1 (count in progress) in synchronization with the count source. Also, after 0 is written to the TSTART bit, the TCSTF bit is set to 0 (count stops) in synchronization with the count source. Do not perform any setting until the TCSTF bit is set to 1 after the count is started or until the TCSTF bit is set to 0 after the count is stopped. For details, refer to **16.8 Notes on Timer RB2**.

#### TCSTF Bit (Timer RB2 count status flag)

- [Conditions for setting to 0]
- When 0 is written to the TSTART bit (the TCFTF bit is set to 0 in synchronization with the count source).
- When 1 is written to the TSTOP bit.
- [Condition for setting to 1]
- When 1 is written to the TSTART bit (the TCFTF bit is set to 1 in synchronization with the count source).



R/W R/W

R/W

# 16.3.2 Timer RB2 One-Shot Control Register (TRBOCR)

	Address 00131h (TRBOCR_0)												
		Bit	b	7	b6	b5	b4	b3	b2	b1	b0		
	Sy	mbol		_					TOSSTF	TOSSP	TOSST		
	After F	Reset	(	)	0	0	0	0	0	0	0		
_													
	Bit	Symb	ol	ol Bit Name				Function					
	b0	TOSS	ST	Time	r RB2 one∙	-shot start l	bit (1, 2)	W	When 1 is written to this bit, one-shot count				
						st	starts. The read value is 0.						
	b1	TOSSP Timer RB2 one-shot stop bit <sup>(2, 3)</sup>				W	When 1 is written to this bit, one-shot count						
							st	stops. The read value is 0.					
	<b>F</b> O	TOOO	TE	<b>T</b> :			- <b>f</b> l	0	One sheet's	t a mara a al			

b2	TOSSTF	Timer RB2 one-shot status flag	0: One-shot is stopped	R
			1: One-shot is operating (including wait period)	
b3	_	Nothing is assigned. The write value must	be 0. The read value is 0.	_
b4	—			
b5	—			
b6	—			
b7	—			

Notes:

- 1. Verify that the TOSSTF bit is 0 (one-shot is stopped) before writing 1 (one-shot count starts) to the TOSST bit.
- 2. When 0 is written to this bit, the value is invalid.
- 3. Verify that the TOSSTF bit is 1 (one-shot is operating (including wait period)) before writing 1 (one-shot count stops) to the TOSSP bit.

## TOSSTF Bit (Timer RB2 one-shot status flag)

[Conditions for setting to 0]

- When the TSTOP bit in the TRBCR register is set to 1 (count is forcibly stopped).
- When the count value reaches 00h and is reloaded in programmable one-shot generation mode.
- When the secondary count value reaches 00h and is reloaded in programmable wait one-shot generation mode.
- After three cycles of the timer RB2 count source has elapsed when the TOSSP bit is set to 1 (one-shot count stops).
- After three cycles of the timer RB2 count source has elapsed when the TSTART bit in the TRBCR register is set to 0 (count stops) while timer RB2 is counting (TOSSTF = 1).

[Conditions for setting to 1]

- After three cycles of the timer RB2 count source has elapsed when the TOSST bit is set to 1 (one-shot count starts) while the TCSTF bit is 1 (count enabled).
- After three cycles of the timer RB2 count source has elapsed when a trigger is input while the TCSTF bit is 1 (count enabled).



# 16.3.3 Timer RB2 I/O Control Register (TRBIOC)

Ad	dress 0013	32h (TI	RBIOC_0)								
	Bit I	57	b6	b5	b4	b3	b2	b1	b0		
Sy	/mbol -	_		_		INOSEG	INOSTG	TOCNT	TOPL		
After F	Reset	0	0	0	0	0	0	0	0		
-											-
Bit	Symbol		Bi	t Name				R/W			
b0	TOPL	Time	r RB2 outp	ut level sel	lect bit	Refer to Table 16.4 Functions of Timer RB2					R/W
						Output Level Select Bit.					
b1	TOCNT	Time	r RB2 outp	ut switch b	oit	0: Waveform output					R/W
					1: Fixed-value output						
b2	INOSTG	G One-shot trigger control bit			0: One-shot trigger to INTO pin disabled					R/W	
								to INT0 pin			
		-									

# b3 INOSEG One-shot trigger polarity select bit 0: Falling edge R/W b4 — Nothing is assigned. The write value must be 0. The read value is 0. — b5 — — — b6 — — — b7 — —

## **TOCNT Bit (Timer RB2 output switch bit)**

The setting of the TOCNT bit is valid only in programmable waveform, programmable one-shot, and programmable wait one-shot generation modes.

For details on the change in the states of the TRBO output in each mode, refer to **16.5.3 TOCNT Bit Setting** and **Pin States**.

Operating Mode	Function			
Timer mode	Disabled			
Programmable waveform generation mode	0	High output during primary period Low output during secondary period Low output at timer stop		
	1	Low output during primary period High output during secondary period High output at timer stop		
Programmable one-shot generation mode	0	High one-shot pulse output Low output at timer stop		
	1	Low one-shot pulse output High output at timer stop		
Programmable wait one-shot generation mode	0	High one-shot pulse output Low output at timer stop and during wait period		
	1	Low one-shot pulse output High output at timer stop and during wait period		



## 16.3.4 Timer RB2 Mode Register (TRBMR)

Address	Address 00133h (TRBMR_0)								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	TCKCUT	TCK2	TCK1	TCK0	TWRC	TCNT16	TMOD1	TMOD0	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	TMOD0	Timer RB2 operating mode select bits (1)	0 0: Timer mode	R/W
b1	TMOD1		<ul> <li>0 1: Programmable waveform generation mode</li> <li>1 0: Programmable one-shot generation mode</li> <li>1 1: Programmable wait one-shot generation mode</li> </ul>	R/W
b2	TCNT16	Timer RB2 counter select bit <sup>(1)</sup>	0: 8-bit timer with 8-bit prescaler 1: 16-bit timer	R/W
b3	TWRC	Timer RB2 write control bit <sup>(2)</sup>	0: Write to reload register and counter 1: Write to reload register only	R/W
b4	TCK0	Timer RB2 count source select bits (1)	b6 b5 b4 0 0 0; f1	R/W
b5	TCK1		0 0 1: f8	R/W
b6	TCK2		0 1 0: Timer RJ underflow 0 1 1: f2 1 0 0: f4 1 0 1: f32 Other than the above: Do not set.	R/W
b7	TCKCUT	Timer RB2 count source cutoff bit <sup>(1)</sup>	0: Count source is supplied 1: Count source is cut off	R/W

Notes:

1. Only change these bits when bits TSTART and TCSTF in TRBCR register are 0 (count stops).

2. For details on writing to the register and counter using the TWRC bit, refer to **16.5.2 Prescaler and Counter Operation Using TWRC Bit**.

The TWRC bit can be selected as 0 or 1 in timer mode. In programmable waveform, programmable one-shot, and programmable wait one-shot generation modes, set this bit to 1 (write to reload register only).



# 16.3.5 Timer RB2 Prescaler Register (TRBPRE)

Address	lress 00134h (TRBPRE_0)							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol		—		_				—
After Reset	1	1	1	1	1	1	1	1

Bit	Mode	Function	Initial Value	Setting Range	R/W
b7 to b0	Timer mode	An internal count source or the timer	FFh	00h to FFh	R/W
	Programmable waveform generation mode	RJ underflow is counted.	FFh	00h to FFh	R/W
	Programmable one-shot generation mode		FFh	00h to FFh	R/W
	Programmable wait one-shot generation mode		FFh	00h to FFh	R/W

In the 8-bit timer with 8-bit prescaler, the 8-bit TRBPRE register is used to set the period of the prescaler. Each time the prescaler decrements and underflows, the value of the TRBPRE register is reloaded. When read, the value is read from the prescaler.

In the 16-bit timer, the TRBPRE register is used to set the lower 8 bits of the 16-bit counter. Each time the counter decrements and underflows, the value of the TRBPRE register is reloaded. When read, the value is read from the lower 8 bits of the counter. When accessing registers TRBPRE and TRBPR in 8-bit units, access the TRBPRE register first and then the TRBPR register.

The TRBPRE register is configured with a master – reload register structure, so the reload register is written simultaneously while the count is stopped. During the counter operation, the timing for updating the reload register differs in each mode. For details, refer to Table 16.6 Reload Register Update Timing for Registers TRBPR and TRBSC in 8-Bit Timer with 8-Bit Prescaler, and Table 16.7 Reload Register Update Timing for Registers TRBPR, and TRBSC in 16-Bit Timer. The value is updated in synchronization with the count source.

If 1 (count is forcibly stopped) is written to the TSTOP bit in the TRBCR register, the TRBPRE register is initialized (FFh).



# 16.3.6 Timer RB2 Primary Register (TRBPR)

Address	00135h (T	RBPR_0)							
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol		—	—	_	_	—	_	—	
After Reset	1	1	1	1	1	1	1	1	

		Fund	Function			
Bit	Mode	8-Bit Timer with 8-Bit Prescaler	16-Bit Timer	Initial Value	Setting Range	R/W
b7 to b0	Timer mode	Timer RB2 prescaler	An internal count	FFh	00h to FFh	R/W
	Programmable waveform generation mode	underflow is counted.	RJ underflow is	FFh	00h to FFh	R/W
	Programmable one-shot generation mode	Timer RB2 prescaler underflow is counted (one-shot width is counted).	counted.	FFh	00h to FFh	R/W
	Programmable wait one-shot generation mode	Timer RB2 prescaler underflow is counted (wait period is counted).		FFh	00h to FFh	R/W

In the 8-bit timer with 8-bit prescaler, the 8-bit TRBPR register is used to set the period of the counter and the primary period. When read, the value is read from the 8-bit counter.

In the 16-bit timer, the 8-bit TRBPR register is used to set the period of the higher 8-bit counter and the primary period. When read, the value is read from the higher 8 bits of the 16-bit timer. Access the TRBPRE register and then the TRBPR register.

The TRBPR register is configured with a master – reload register structure, so the reload register is written simultaneously while the count is stopped. During the counter operation, the timing for updating the reload register differs in each mode. For details, refer to Table 16.6 Reload Register Update Timing for Registers TRBPR and TRBSC in 8-Bit Timer with 8-Bit Prescaler, and Table 16.7 Reload Register Update Timing for Registers TRBPRE, TRBPR, and TRBSC in 16-Bit Timer.

If 1 (count is forcibly stopped) is written to the TSTOP bit in the TRBCR register, the TRBPR register is initialized (FFh).



# 16.3.7 Timer RB2 Secondary Register (TRBSC)

Address	00136h (TRBSC_0)							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	—	_	_	—	_	—
After Reset	1	1	1	1	1	1	1	1

		Fun	ction	Initial	Setting	
Bit	Mode	8-Bit Timer with 8-Bit Prescaler	16-Bit Timer	Value	Range	R/W
b7 to b0	Timer mode	Disabled		FFh	Invalid	
	Programmable waveform generation mode	Timer RB2 prescaler underflow	Internal count source or timer RJ underflow <sup>(1)</sup>	FFh	00h to FFh	R/W
	Programmable one-shot generation mode	Disabled		FFh	Invalid	—
	Programmable wait one-shot generation mode	Timer RB2 prescaler underflow	Internal count source or timer RJ underflow <sup>(1)</sup>	FFh	00h to FFh	R/W

Note:

1. The values in registers TRBPR and TRBSC are reloaded and counted alternately. The count value can be read from the TRBPR register while the secondary period is counted.

In the 8-bit timer with 8-bit prescaler, the 8-bit TRBSC register is used to set the secondary period used in programmable waveform and programmable wait one-shot generation modes. When read, the value is read from the reload register.

In the 16-bit timer, the 8-bit TRBSC register is used to set the higher 8-bit secondary period used in programmable waveform and programmable wait one-shot generation modes. This setting can be made in timer mode and programmable one-shot generation mode, but it is not used for counter operation. When read, the value is read from the reload register.

The TRBSC register is configured with a master – reload register structure, so the reload register is written simultaneously while the count is stopped. During the counter operation, the timing for updating the reload register differs in each mode. For details, refer to Table 16.6 Reload Register Update Timing for Registers TRBPR and TRBSC in 8-Bit Timer with 8-Bit Prescaler, and Table 16.7 Reload Register Update Timing for Registers TRBPRE, TRBPR, and TRBSC in 16-Bit Timer.

If 1 (count is forcibly stopped) is written to the TSTOP bit in the TRBCR register, the TRBSC register is initialized (FFh).



## 16.3.8 Timer RB2 Interrupt Request Register (TRBIR)

Ade	dress 0013	37h (T	RBIR_0)								
	Bit k	b7	b6	b5	b4	b3	b2	b1	b0		
Sy	ymbol TR	RBIE	TRBIF	—	—	—	—	—		]	
After F	Reset	0	0	0	0	0	0	0	0		
Bit	Symbol Bit Name Func								n		R/W
b0	—	Noth	ing is assig	jned. The v	vrite value	must be 0.	The read v	value is 0.			_
b1	—										
b2	—										
b3	—										
b4	—										
b5	—										
b6	TRBIF	Time	Timer RB2 interrupt request flag 0: No interrupt requested								R/W
			1: Interrupt requested								
b7	TRBIE	Time	er RB2 inter	rupt enable	ə bit		terrupt disa				R/W
						1: Int	terrupt ena	bled			

#### TRBIF Bit (Timer RB2 interrupt request flag)

- [Conditions for setting to 0]
- When 0 is written to this bit after reading it as 1.
- When an interrupt from the DTC is automatically cleared.
- When a jump is made to the interrupt routine (an interrupt is acknowledged by the CPU).
- [Condition for setting to 1]
- Refer to Table 16.5 Conditions for Setting TRBIF Bit to 1.

#### Table 16.5 Conditions for Setting TRBIF Bit to 1

Operating Mode	Condition
Timer mode	When the timer RB2 counter underflows.
Programmable waveform generation mode	When timer RB2 counter underflows during the secondary period.
Programmable one-shot generation mode	When the timer RB2 counter underflows.
Programmable wait one-shot generation mode	When timer RB2 counter underflows during the secondary period.



# 16.4 Operation

#### 16.4.1 Timer Mode

In this mode, an internally generated count source or the timer RJ underflow is counted. Registers TRBOCR and TRBSC are not used.


When 1 (count starts) is written to the TSTART bit in the TRBCR register, the count is started. When 0 (count stops) is written to the TSTART bit, the count is stopped. When 1 (count is forcibly stopped) is written to the TSTOP bit in the TRBCR register, the count is stopped.

An interrupt request is generated when the timer RB2 counter underflows.


When registers TRBPRE and TRBPR are read, each count value can be read. When registers TRBPRE and TRBPR are written while the count is stopped, values are written to both the reload register and counter, respectively. When these registers are written during count operation, the reload register is written. A program can be used to select whether values are transferred to the counter at the next count operation, or written to the reload register only and then transferred to the counter at the next reload operation. Figures 16.2 and 16.3 show Operation Examples in Timer Mode.

Note:

1. The count is started after three cycles of the count source when the TSTART bit is set to 1 (count starts). The count is stopped after three cycles of the count source when the TSTART bit is set to 0 (count stops). Monitor the TCSTF bit in the TRBCR register to confirm the operating state of the counter.



RENESAS





#### 16.4.2 Programmable Waveform Generation Mode

In the 8-bit timer with 8-bit prescaler, registers TRBPR and TRBSC are switched alternately each time the timer RB2 counter underflows.

In the 16-bit timer, the primary and secondary periods are switched alternately each time the 16-bit counter underflows. The 16-bit counter for the primary period consists of the higher 8 bits in the TRBPR register and the lower 8 bits in the TRBPRE register. The 16-bit counter for the secondary period consists of the higher 8 bits in the TRBPRE register and the lower 8 bits in the TRBPRE register and the lower 8 bits in the TRBPRE register.

The TRBO pin outputs an inverted waveform each time the counter underflows. The count is started from the primary period. In programmable waveform generation mode, the TRBOCR register is not used.

When 1 (count starts) is written to the TSTART bit in the TRBCR register, the count is started. When 0 (count stops) is written to the TSTART bit, the count is stopped. When 1 (count is forcibly stopped) is written to the TSTOP bit in the TRBCR register, the count is stopped.

An interrupt request is generated when the timer RB2 counter underflows during the secondary period.

When registers TRBPRE, TRBPR, and TRBSC are read, each count value can be read. When registers TRBPRE, TRBPR, and TRBSC are written while the count is stopped, values are written to both the reload register and counter, respectively. When these registers are written during count operation, values are written to the reload register and then transferred to the counter at the next reload operation.

Figure 16.4 shows an Example of 8-Bit Timer with 8-Bit Prescaler Operation in Programmable Waveform Generation Mode. Figure 16.5 shows an Example of 16-Bit Timer Operation in Programmable Waveform Generation Mode.


Note:

1. • The count is started after three cycles of the count source when the TSTART bit is set to 1 (count starts). The count is stopped after three cycles of the count source when the TSTART bit is set to 0 (count stops).

Monitor the TCSTF bit in the TRBCR register to confirm the operating state of the counter.


- Monitor the TCSTF bit in the TRBCR register to confirm the actual state of counter operation.
- During 16-bit timer operation, the lower 8 bits for both primary and secondary periods are set by the same TRBPRE register, so theses bits are always set to the same value in one cycle. Therefore, even if an attempt is made to change only the pulse width of a PWM waveform without changing the period, PWM control cannot be performed at fine resolution because only the higher 8 bits can be set.





**Generation Mode** 





Example of 16-Bit Timer Operation in Programmable Waveform Generation Mode



#### 16.4.3 Programmable One-Shot Generation Mode

In this mode, a one-shot pulse is output from the TRBO pin by a program, external trigger input ( $\overline{INT0}$ ), or the rising edge of event input from the event link controller (ELC). An arbitrary period from the trigger is counted. In the 8-bit timer with 8-bit prescaler, the count value is set in the TRBPR register.

In the 16-bit timer, the count value of the higher 8 bits is set in the TRBPR register and that of the lower 8 bits is set in the TRBPRE register.

One-shot operation is achieved by starting the timer RB2 count when the trigger is accepted, and by stopping the count operation when the timer RB2 counter underflows. When the trigger is accepted once, one-shot operation is performed once. In programmable one-shot generation mode, the TRBSC register is not used.

When 1 (one-shot count starts) is written to the TOSST bit in the TRBOCR register while the TCSTF bit in the TRBCR register is 1 (count enabled), the count is started. If a valid trigger is input to the  $\overline{INT0}$  pin while the TCSTF bit is 1, the count is started. The count is also started at the rising edge of event input from the ELC while the TCSTF bit is 1. When the count value reaches 00h and then it is reloaded, the count is stopped. The count is also stopped by any of the following settings:

• When 1 (one-shot count stops) is written to the TOSSP bit in the TRBOCR register, the count is stopped.

• When 0 (count stops) is written to the TSTART bit in the TRBCR register, the count is stopped.

• When 1 (count is forcibly stopped) is written to the TSTOP bit in the TRBCR register, the count is stopped. An interrupt request is generated when the timer RB2 counter underflows.

When registers TRBPRE and TRBPR are read, each count value can be read. When registers TRBPRE and TRBPR are written while the count is stopped, values are written to both the reload register and counter, respectively. When these registers are written during count operation, values are written to the reload register and then transferred to the counter at the next reload operation.

For the setting of trigger by the INTO input, refer to 16.7 INTO Input Trigger Selection.

Operation of timer RB2 is not affected even if a one-shot trigger is generated while the TOSSTF bit is 1, but the IR bit in the INTOIC register is changed.


Figure 16.6 shows an Example of 8-Bit Timer with 8-Bit Prescaler Operation in Programmable One-Shot Generation Mode. Figure 16.7 shows an Example of 16-Bit Timer Operation in Programmable One-Shot Generation Mode.

Note:

1. After 1 is written to bits TOSST and TOSSP, a valid trigger is input to the INTO pin, the rising edge for event input from the event link controller (ELC), or 0 is written to the TSTART bit, settings are reflected in the counter operation after three cycles of the count source.

Monitor the TOSSTF bit in the TRBOCR register to confirm the operating state of the counter.





Generation Mode






Figure 16.7 Example of 16-Bit Timer Operation in Programmable One-Shot Generation Mode



#### 16.4.4 Programmable Wait One-Shot Generation Mode

In this mode, a one-shot pulse is output from the TRBO pin by a program, an external trigger ( $\overline{INT0}$  input), or the rising edge of event input from the ELC after a specified period. An arbitrary period from the trigger is counted.

To set a wait time after trigger input, set the count value in the TRBPR register in the 8-bit timer with 8-bit prescaler.

In the 16-bit timer, the count value of the higher 8 bits is set in the TRBPR register and that of the lower 8 bits is set in the TRBPRE register.

In the 8-bit timer with 8-bit prescaler, set the value of the pulse width in the TRBSC register. In the 16-bit timer, set the value of the pulse width of the higher 8 bits in the TRBSC register and that of the lower 8 bits in the TRBPRE register.

When 1 (one-shot count starts) is written to the TOSST bit in the TRBOCR register while the TCSTF bit in the TRBCR register is 1 (count enabled), the count is started. If a valid trigger is input to the  $\overline{\text{INT0}}$  pin while the TCSTF bit is 1, the count is started. The count is also started at the rising edge of event input from the ELC while the TCSTF bit is 1. When the count value in the counter that counts the timer RB2 secondary period reaches 00h and then it is reloaded, the count is stopped. The count is also stopped by any of the following settings:

• When 1 (one-shot count stops) is written to the TOSSP bit in the TRBOCR register, the count is stopped.

• When 0 (count stops) is written to the TSTART bit in the TRBCR register, the count is stopped.

• When 1 (count is forcibly stopped) is written to the TSTOP bit in the TRBCR register, the count is stopped.

An interrupt request is generated when the timer RB2 counter underflows during the secondary period.

When registers TRBPRE and TRBPR are read, each count value is read. When registers TRBPRE, TRBPR, and TRBSC are written while the count is stopped, values are written to both the reload register and counter, respectively. When these registers are written during a count operation, values are written to the reload register and then transferred to the counter at the next reload operation.

During 16-bit timer operation, the lower 8 bits for both primary and secondary periods are set by the same TRBPRE register, so theses bits are always set to the same value in one cycle. Therefore, even if an attempt is made to change only the pulse width of a PWM waveform without changing the period, PWM control cannot be performed at fine resolution because only the higher 8 bits can be set.

For the setting of trigger by the INTO input, refer to 16.7 INTO Input Trigger Selection.


Figure 16.8 shows an Example of 8-Bit Timer with 8-Bit Prescaler Operation in Programmable Wait One-Shot Generation Mode. Figure 16.9 shows an Example of 16-Bit Timer Operation in Programmable Wait One-Shot Generation Mode.

Note:


1. After 1 is written to bits TOSST and TOSSP, a valid trigger is input to the INTO pin, the rising edge for event input from the event link controller (ELC), or 0 is written to the TSTART bit, settings are reflected in the counter operation after three cycles of the count source.

Monitor the TOSSTF bit in the TRBOCR register to confirm the operating state of the counter.











#### 16.5 Selectable Functions

# 16.5.1 Configuration and Update Timing for Registers TRBPRE, TRBPR, and TRBSC

Registers TRBPRE, TRBPR, and TRBSC are configured with a master – reload register structure. Figure 16.10 shows the Configuration of Registers TRBPRE, TRBPR, and TRBSC. When the TSTART bit in the TRBCR register is set to 0 (count stops), values are updated to the reload registers immediately after the registers are written. However, when the TSTART bit is 1 (count starts), the timing for updating the reload registers differs in each mode. In the 8-bit timer with 8-bit prescaler, after the TRBPRE register is written, the TRBPRE register reload register is updated in synchronization with the count source.

When the counter is operating in programmable waveform or programmable wait one-shot generation mode, after the TRBPR register is written, the TRBPRE register reload register is updated at the same time.

While the counter is operating in programmable waveform or programmable wait one-shot generation mode, after the TRBSC register is written, write to the TRBPR register.

Table 16.6 lists the Reload Register Update Timing for Registers TRBPR and TRBSC in 8-Bit Timer with 8-Bit Prescaler. Table 16.7 lists the Reload Register Update Timing for Registers TRBPRE, TRBPR, and TRBSC in 16-Bit Timer.




Figure 16.10 Configuration of Registers TRBPRE, TRBPR, and TRBSC

## Table 16.6Reload Register Update Timing for Registers TRBPR and TRBSC in 8-Bit Timer with<br/>8-Bit Prescaler

Operating Mode		Update Timing <sup>(1)</sup>		
		TRBPR Register	TRBSC Register	
Timer mode		Updated in synchronization with the prescaler underflow after the TRBPR register is written.	Not used	
Programmable waveform generation mode	TWRC = 1	Updated immediately before the end of the secondary output period the TRBPR register is written.		
	TWRC = 0	Updated in synchronization with the prescaler underflow after the TRBPR register is written. <sup>(2)</sup>		
Programmable one-shot generation mode		Updated in synchronization with the prescaler underflow after the TRBPR register is written.	Not used	
Programmable wait one- shot generation mode	TWRC = 1	I Updated immediately before the end of the secondary output petter the TRBPR register is written.		
TWRC = 0		Updated in synchronization with the prescaler underflow after the TRBPR register is written. <sup>(2)</sup>		

TWRC: Bit in TRBMR register

Notes:

- 1. For details, refer to 16.5.2 Prescaler and Counter Operation Using TWRC Bit.
- 2. When the TWRC bit is 0 (write to reload register and counter) in programmable waveform and programmable wait one-shot generation modes, if the data in registers TRBSC and TRBPR is updated during count operation, the waveform is output for the updated period from that time.

## Table 16.7 Reload Register Update Timing for Registers TRBPRE, TRBPR, and TRBSC in 16-Bit Timer

Operating Mode		Update Timing <sup>(1)</sup>		
		Registers TRBPRE and TRBPR	TRBSC Register	
Timer mode		Updated in synchronization with the Not used count source after the TRBPR register is written.		
Programmable waveform TWRC = 1 generation mode		Updated immediately before the end of the secondary output period after the TRBPR register is written		
TWRC = 0		Updated in synchronization with the count source after the TRBPR register is written. <sup>(2)</sup>		
Programmable one-shot generation mode		Updated in synchronization with the count source after the TRBPR register is written.	Not used	
Programmable wait one- shot generation mode TWRC = 1 TWRC = 0		Updated immediately before the end of the secondary output period after the TRBPR register is written.		
		Updated in synchronization with the count source after the TRBPR register is written. <sup>(2)</sup>		

TWRC: Bit in TRBMR register

Notes:

1. For details, refer to 16.5.2 Prescaler and Counter Operation Using TWRC Bit.

2. When the TWRC bit is 0 (write to reload register and counter) in programmable waveform and programmable wait one-shot generation modes, if the data in registers TRBSC and TRBPR is updated during count operation, the waveform is output for the updated period from that time.



#### 16.5.2 Prescaler and Counter Operation Using TWRC Bit

Set the TWRC bit to 1 in any operating mode other than timer mode.

While timer RB2 is used in timer mode, the TWRC bit in the TRBMR register can be used to select whether only registers TRBPRE, TRBPR, and TRBSC are written or the register, prescaler, and counter are written. However, when the TCSTF bit in the TRBCR register is 0 (count stops), the register, prescaler, and counter are written regardless of the setting of the TWRC bit in the TRBMR register. When the TWRC bit is set to 1 (write to reload register only) and only the register is written, periods can be switched smoothly from pre- to postsettings without any irregular period.

During programmable one-shot and programmable wait one-shot generation modes, when the TCSTF bit in the TRBCR register is 1 (count in progress) and the TOSSTF bit in the TRBOCR register is 0 (one-shot is stopped), the reload register and counter can be written because the setting of the TWRC bit in the TRBMR register is invalid.

Figure 16.11 shows an Example of Prescaler and Counter Operation in 8-Bit Timer with 8-Bit Prescaler. Figure 16.13 shows an Example of Counter Operation in 16-Bit Timer.

When the TCSTF bit is 1 (count in progress), even if the TWRC bit is set to 0 (write to reload register and counter), the count value is not updated immediately after the write instruction is executed because transfer to the prescaler and counter is performed in synchronization with the count source.



When the TWRC bit in TRBMR register is 0 (write to reload register and counter)				
	Write 01h to TRBPRE register and 25h to TRBPR register			
Count source				
TRBPRE reload register	Previous value New value (01h)			
Prescaler	( 07h ) 06h ) 05h ) 04h ) 01h ) 00h ) 01h ) 00h ) 01h ) 00h ) 01h ) 00h ) 01h ) 00h ) 01h ) 00h ) 01h ) 00h ) 01h			
Prescaler underflow				
TRBPR reload register	Previous value New value (25h)			
Counter	03h 02h 25h 24h 23h			
When the TWRC bit in Ti Count source	RBMR register is 1 (write to reload register only) Write 01h to TRBPRE register and 25h to TRBPR register			
TRBPRE reload register	Previous value New value (01h)			
Prescaler	( 07h ) 06h ) 05h ) 04h ) 03h ) 02h ) 01h ) 00h ) 01h ) 00h ) 01h ) 00h ) 01h ) 00h ) 01h ) 00h ) 01h )			
Prescaler underflow				
TRBPR reload register				
Counter	03h 02h 01h 00h 25h			

Figure 16.11 Example of Prescaler and Counter Operation in 8-Bit Timer with 8-Bit Prescaler (Timer Mode or Programmable One-Shot Generation Mode)



	Write 01h to TRBPRE register, 25h to TRBPR register, and 1Ah to TRBSC register	Secondary underflow
Count source	$\uparrow \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad$	
TRBPRE reload register	Previous value New value (01h)	<del></del>
Prescaler	(07h ) 06h ) 05h ) 04h ) 03h ) 02h ) 01h ) 00h ) 01h ) 00h ) 01h ) 00h ) 01h ) 00h ) 01h	h 00h 01h
Prescaler underflow		
TRBPR reload register	Previous value N	ew value (25h)
TRBSC reload register	Previous value N	ew value (1Ah)
Counter		00h 25h

Ire 16.12 Example of Prescaler and Counter Operation in 8-Bit Timer with 8-Bit Prescale (Programmable Waveform Generation Mode or Programmable Wait One-Shot Generation Mode)



When the TWRC bit in TF	RBMR register is 0 (write to	o reload register and counter)
	Write 01h to TRBPRE regi	ister and 25h to TRBPR register
Count source	$h_{1}$	
TRBPRE reload register	Previous value	New value (01h)
Teload register	/	
TRBPR reload register	Previous value	New value (25h)
Counter	(0307h)(0306h)(0305h)(030	4h)2501h)2500h)24FFh)24FEh)24FDh)24FCh)24FBh)24FAh)24F9h)24F8h)24F7h)
When the TWRC bit in TF	RBMR register is 1 (write to	o reload register only)
	Write 01h to TRBPRE regi	ister and 25h to TRBPR register
Count source		
TRBPRE reload register	Previous value	New value (01h)
Telodu Tegister	/	
TRBPR reload register	Previous value	New value (25h)
Counter	(0307h)(0306h)(0305h)(030	4h)0303h)0302h)0301h)0300h)02FFh)02FEh))0001h)0000h)2501h)2500h)

Figure 16.13 Example of Counter Operation in 16-Bit Timer (Timer Mode or Programmable One-Shot Generation Mode)



Count source	Write 01h to TRBPRE register, 25h to TRBPR register, and 1Ah to TRBSC register	Secondary underflow
TRBPRE reload register	Previous value	New value (01h)
TRBPR reload register	Previous value	New value (25h)
TRBSC reload register	Previous value	New value (1Ah)
Counter	(0307h)0306h)0305h)0304h)0303h)0302h)0301h)0300h)02FFh)02FEh)	0000h 2501h 2500

(Programmable Waveform Generation Mode or Programmable Wait One-Shot Generation Mode)



#### 16.5.3 TOCNT Bit Setting and Pin States

The TOCNT bit in the TRBIOC register can be used to select whether a timer waveform or fixed value is output.

Table 16.8 lists the Output Data in Each Mode.

 Table 16.8
 Output Data in Each Mode

Operating Mode	Enable Signal for TRBO Output		Output Data
Timer mode Output disabled			High impedance
Programmable waveform generation mode	TOCNT	0	Waveform output
		1	Fixed value (inverted value of TOPL)
Programmable one-shot generation mode	Output enabled		Waveform output
Programmable wait one-shot generation mode			

TOPL, TOCNT: Bits in TRBIOC register

For timer mode, programmable one-shot generation mode, and programmable wait one-shot generation mode, regardless of the setting of the TOCNT bit, the state is high impedance in timer mode, and a waveform is output in programmable one-shot generation mode and programmable wait one-shot generation mode.

If the TOCNT bit is rewritten in programmable waveform generation mode, the pin state does not change immediately. The data is reflected in the pin state when one of the following conditions is met. Note that when the TOCNT bit is 1 (fixed-value output), the value, which is set for the primary period in the TOPL bit in the TRBIOC register, is output.

[Update conditions for pin states]

• When the TSTART bit in the TRBCR register is changed from 0 (count stops) to 1 (count starts).

• When the TRBPR register is reloaded to the counter.

#### 16.5.4 Coordination with Event Link Controller (ELC)

In programmable one-shot and programmable wait one-shot generation mode, through coordination with the ELC, timer RB2 can start the count at the rising edge of event input from the ELC.



#### 16.6 Interrupt Requests

When the TRBIF bit in the TRBIR register is 1 (interrupt requested) and the TRBIE bit is 1 (interrupt enabled), an interrupt request is generated to the CPU. The timer RB2 interrupt request flag relates to the CPU interrupt enable flag (I flag) in the flag register (FLG), the processor interrupt priority level (IPL), and the ICU control register (bits IR and ILVL0 to ILVL2 in the TRB2IC\_0 register) for interrupt control. If the CPU acknowledges an interrupt, the timer RB2 interrupt request flag is set to 0 during the interrupt sequence. The conditions for setting the TRBIF bit to 1 differ depending on the mode. Refer to the descriptions of the TRBIF bit and individual modes.

#### 16.7 INT0 Input Trigger Selection

In programmable one-shot and programmable wait one-shot generation modes, when 1 (one-shot count starts) is written to the TOSST bit in the TRBCR register or a trigger is input to the  $\overline{\text{INT0}}$  pin with the TCSTF bit in the TRBCR register set to 1 (count enabled), one-shot operation is started.

When using the trigger input from the  $\overline{INT0}$  pin, make the following settings beforehand.

- (1) Set the PD4\_5 bit in the PD4 register to 0 (input port).
- (2) Set bits INTOF0 and INTOF1 in the INTF register to select the digital filter sampling clock for the INTO pin.
- (3) Select one edge or both edges using the INTOPL bit in the INTEN register. When one edge is selected, select falling or rising edge using the INOSEG bit in the TRBIOC register.
- (4) Set the INT0EN bit in the INTEN register to 1 (enabled) to enable an interrupt.
- (5) Set the INOSTG bit in the TRBIOC register to 1 (one-shot trigger to  $\overline{INT0}$  pin enabled).

When an interrupt request is generated by the trigger input from the INTO pin, note the following:

- Select one edge or both edges using the INTOPL bit. When one edge is selected, select falling or rising edge using the INTOPOL bit in the INTPOL register (the INOSEG bit in the TRBIOC register (the one-shot trigger polarity select bit is unrelated to INTO interrupt)).
- While the TOSSTF bit in the TRBOCR register is 1 (one-shot is operating (including wait period)), even if a oneshot trigger is generated the operation of timer RB2 will be unaffected. However, the IR bit in the INTOIC register will change.
- For details on interrupts, refer to **11. Interrupts**.



#### 16.8 Notes on Timer RB2

- (1) Timer RB2 stops counting after a reset. Start the count after setting the values in the timer and prescaler.
- (2) In the 16-bit timer, when accessing registers TRBPRE and TRBPR in 8-bit units (8-bit access), always access the lower byte (TRBPRE) first and then the higher byte (TRBPR).
- (3) In programmable one-shot and programmable wait one-shot generation modes, when the TOSSP bit in the TRBOCR register is set to 1 (one-shot stops) and the count is stopped, the timer reloads the value of the reload register and stops. To check how much the count value has changed when the timer stopped, read the timer value before the timer stops. When the TSTART bit in the TRBCR register is set to 0 (count stops) and the count is stopped, the timer stops and the value of the reload register is not reloaded.
- (4) After 1 (count starts) is written to the TSTART bit while the count is stopped, the TCSTF bit in the TRBCR register remains 0 (count stops) for two or three cycles of the count source. Do not access the registers associated with timer RB2 <sup>(1)</sup> other than the TCSTF bit until this bit is set to 1 (count in progress). The count is started at the first active edge of the counter source after the TCSTF bit is set to 1.

After 0 (count stops) is written to the TSTART bit during count operation, the TCSTF bit remains 1 for two or three cycles of the count source. When the TCSTF bit is set to 0, the count is stopped. Do not access the registers associated with timer RB2 <sup>(1)</sup> other than the TCSTF bit until this bit is set to 0.

Note:

1. Registers associated with timer RB2: TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBPR, and TRBSC

- (5) When the TSTART bit is 0 (count stops), wait for at least two cycles of the CPU clock and then set the TSTART bit to 1 (count starts) to change the values of registers TRBPRE, TRBPR, and TRBSC.
- (6) When the TSTART bit is 1 (count starts) or the TCSTF bit is 1 (count in progress), do not change the values of registers TRBIOC and TRBMR, and the TRBIE bit in the TRBIR register.
- (7) If 1 (count is forcibly stopped) is written to the TSTOP bit in the TRBCR register during operation, timer RB2 stops without any wait time.
- (8) If 1 (one-shot starts) is written to the TOSST bit in the TRBOCR register or 1 (one-shot stops) is written to the TOSSP bit, the TOSSTF bit changes after two to three cycles of the count source. If 1 is written to the TOSSP bit during the period after 1 is written to the TOSST bit but before the TOSSTF bit can become 1 (one-shot is operating (including wait period)), depending on the internal state the TOSSTF bit may become 0 (one-shot is stopped) or 1. Similarly, if 1 is written to the TOSSTF bit during the period after 1 is written to the TOSSTF bit during the period after 1 is written to the TOSST bit during the period after 1 is written to the TOSST bit during the period after 1 is written to the TOSSTF bit can become 0, the TOSSTF bit may become 0 or 1.
- (9) When the underflow signal from timer RJ is used as the count source for timer RB2, set timer RJ to timer mode, pulse output mode, or event counter mode.
- (10) Make sure the TCSTF bit is 1 (count in progress) before writing 1 (one-shot count starts) to the TOSST bit in the TRBOCR register. When the TCSTF bit is 0 (count stops), writing 1 (one-shot count starts) to the TOSST bit has no effect.
- (11) In programmable waveform and programmable wait one-shot generation modes of timer RB2, write to the TRBSC register before writing to the TRBPR register. The value of the TRBPR register is reflected to the counter during the underflow of the secondary period after the TRBPR register is written. If registers TRBSC and TRBPR are written multiple times during the period after the TRBPR register was written but before the secondary period underflow, the data that was written last will be reflected in the counter. However, do not write to the TRBSC register only on its own. Write to both the TRBSC and TRBPR registers.
- (12) Insert NOP instructions between writing to and reading from registers TRBPRE and TRBPR while the counter is stopped.



- (13) When writing to registers TRBPRE, TRBPR, and TRBSC during count operation (the TSTART bit is 1 or the TCSTF bit is 1), note the following points:
  - When writing to the TRBPRE register successively, allow at least three cycles of the count source between writes.
  - When writing to the TRBPR register successively, allow at least three cycles of the prescaler underflow between writes.
  - When writing to the TRBSC register successively, allow at least three cycles of the prescaler underflow between writes.
- (14) Make sure both the TSTART and TCSTF bits in the TRBCR register are 0 (count stops) before switching to module standby mode.
- (15) If 1 (count is forcibly stopped) is written to the TSTOP bit in the TRBCR register during count operation and count is forcibly stopped, the TRBIF bit in the TRBIR register may become 1 (interrupt requested). Set the TRBIF bit to 0 (no interrupt requested) before resuming count.
- (16) When the TRBPR register is rewritten in programmable waveform generation mode, do not write to the TRBPRE, TRBPR, or TRBSC register during the secondary output period as described below after rewriting.
  - 8-bit timer with 8-bit prescaler:
  - Two cycles of the prescaler underflow before the secondary output period ends.
  - 16-bit timer:

Two cycles of the count source clock before the secondary output period ends.



### 17. Timer RC

Timer RC is a 16-bit timer that provides output compare and input capture functions and can count external events. It can be used as a multifunction timer with various applications such as generation of pulse output with an arbitrary duty cycle using the compare match between the timer RC counter and four general registers.

#### 17.1 Overview

Table 17.1 lists the Timer RC Specifications, Table 17.2 lists the Timer RC Functions, Figure 17.1 shows the Timer RC Block Diagram, and Table 17.3 lists Timer RC Pin Configuration.

Iter	n	Description
Count sources Internal clock (counter input clocks)		<ul> <li>f1, f2, f4, f8, or f32: Selected when bits CKS2 to CKS0 in the TRCCR1 register are 000b to 100b.</li> <li>fHOCO: Selected when bits CKS2 to CKS0 in the TRCCR1 register are 110b.</li> <li>fHOCO-F: Selected when bits CKS2 to CKS0 in the TRCCR1 register are 111b.</li> </ul>
	External clock (external event count)	TRCCLK input: Selected when bits CKS2 to CKS0 in the TRCCR1 register are 101b.
Pulse I/O pins		4
General registers		<ul> <li>4</li> <li>Can be set as output compare or input capture registers individually.</li> <li>Can be used as buffer registers for output compare or input capture.</li> </ul>
Operating modes	Timer mode	<ul> <li>Output compare function: Low-level, high-level, or toggle output can be performed.</li> <li>Input capture function: A rising edge, falling edge, or both edges can be detected.</li> <li>Counter clear function: A count period can be set.</li> </ul>
	PWM mode	PWM output with up to three phases.
	PWM2 mode	Pulse output with an arbitrary period and duty.
Interrupt sources		<ul> <li>Compare match/input capture multiplexed interrupt × 4 sources</li> <li>Overflow interrupt</li> </ul>
Others		<ul> <li>The initial value of the timer RC output can be set arbitrarily.</li> <li>A/D conversions triggered by compare matches in registers TRCGRA, TRCGRB, TRCGRC, and TRCGRD can be set.</li> <li>Timer RC can cooperate with the event link controller (ELC) or the DTC.</li> <li>The INT0 pin can be used to control disabling of timer output.</li> <li>The INT1 pin can be used to input timer RC_0 output waveform manipulation events.</li> </ul>

Table 17.1 Timer RC Specifications



Table 17.2	Timer RC Functions
------------	--------------------

Item		Counter	I/O Pin				
		Counter	TRCIOA	TRCIOB	TRCIOC	TRCIOD	
Count sou	irces		Internal clock: f1, f2, f4, f8, f32, fHOCO, or fHOCO-F External clock: TRCCLK				
General registers (output compare/input capture multiplexed registers)		Period setting with the TRCGRA register	TRCGRA register	TRCGRB register	TRCGRC register In buffer operation Buffer register for the TRCGRA register	TRCGRD register In buffer operation Buffer register for the TRCGRB register	
Counter clear function		Input capture/ compare match for the TRCGRA register	Input capture/ compare match for the TRCGRA register	_	_	_	
		TRCTRG input	_	_	_	—	
Setting function for initial output level		—	Available	Available	Available	Available	
Buffer ope	eration	—	Available	Available	—	—	
Compare	Low output	—	Available	Available	Available	Available	
match	High output	_	Available	Available	Available	Available	
	Toggle output	—	Available	Available	Available	Available	
Input capture function		—	Available	Available	Available	Available	
PWM mode		—	—	Available	Available	Available	
PWM2 mode		—	—	Available	—	—	
Interrupt sources		Overflow	Compare match/ input capture	Compare match/ input capture	Compare match/ input capture	Compare match/ input capture	






Figure 17.1 Timer RC Block Diagram

Table 17.3	Timer RC Pin Configuration
------------	----------------------------

Pin Name	I/O	Function
TRCCLK	Input	External clock input
TRCIOA/TRCTRG	Input/Output	TRCGRA output-compare output/TRCGRA input-capture input/external trigger input (TRCTRG)
TRCIOB	Input/Output	TRCGRB output-compare output/TRCGRB input-capture input/PWM output (in PWM mode and PWM2 mode)
TRCIOC	Input/Output	TRCGRC output-compare output/TRCGRC input-capture input/PWM output (in PWM mode)
TRCIOD	Input/Output	TRCGRD output-compare output/TRCGRD input-capture input/PWM output (in PWM mode)
INT0	Input	Timer output disabling control input
INT1	Input	Timer RC_0 output waveform manipulation event input




#### 17.2 Registers

Table 17.4 lists the Timer RC Register Configuration.

Register Name	Symbol	After Reset	Address	Access Size
Timer RC_0 Counter	TRCCNT_0	0000h	00138h	16
Timer RC_0 General Register A	TRCGRA_0	FFFFh	0013Ah	16
Timer RC_0 General Register B	TRCGRB_0	FFFFh	0013Ch	16
Timer RC_0 General Register C	TRCGRC_0	FFFFh	0013Eh	16
Timer RC_0 General Register D	TRCGRD_0	FFFFh	00140h	16
Timer RC_0 Mode Register	TRCMR_0	01001000b	00142h	8
Timer RC_0 Control Register 1	TRCCR1_0	00h	00143h	8
Timer RC_0 Interrupt Enable Register	TRCIER_0	01110000b	00144h	8
Timer RC_0 Status Register	TRCSR_0	01110000b	00145h	8
Timer RC_0 I/O Control Register 0	TRCIOR0_0	10001000b	00146h	8
Timer RC_0 I/O Control Register 1	TRCIOR1_0	10001000b	00147h	8
Timer RC_0 Control Register 2	TRCCR2_0	00011000b	00148h	8
Timer RC_0 Digital Filter Function Select Register	TRCDF_0	00h	00149h	8
Timer RC_0 Output Enable Register	TRCOER_0	01111111b	0014Ah	8
Timer RC_0 A/D Conversion Trigger Control Register	TRCADCR_0	11110000b	0014Bh	8
Timer RC_0 Output Waveform Manipulation Register	TRCOPR_0	00h	0014Ch	8
Timer RC_0 ELC Cooperation Control Register	TRCELCCR_0	00h	0014Dh	8

#### 17.2.1 Timer RC Counter (TRCCNT)



Bit	Function	Setting Range	R/W
	16-bit readable/writable up counter. When this counter overflows, the OVF bit in the TRCSR register is set to 1. If the OVIE bit in the TRCIER register is set to 1 (interrupt request (FOVI) by OVF bit is enabled) at this time, an interrupt request is generated.	0000h to FFFFh	R/W

The input clock for the timer RC counter is selected by bits CKS0 to CKS2 in the TRCCR1 register. By setting the CCLR bit in the TRCCR1 register to 1 in advance, the TRCCNT register is set to 0000h at a compare match with the TRCCRA register.

Do not access the TRCCNT register in 8-bit units. This register must be accessed in 16-bit units.



# 17.2.2 Timer RC General Registers A, B, C, and D (TRCGRA, TRCGRB, TRCGRC, TRCGRD)

Address	0013Ah (T	RCGRA_0	), 0013Ch	(TRCGRB	_0), 0013E	h (TRCGR	C_0), 0014	10h (TRCG	RD_0)
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	—			—					]
After Reset	1	1	1	1	1	1	1	1	-
Bit	b15	b14	b13	b12	b11	b10	b9	b8	_
Symbol	—	—	—	—	—	—	—	_	
After Reset	1	1	1	1	1	1	1	1	-
·									
Bit					Function				R/W
b15 to b0 1	6-bit readal	ole/writable	register.						R/W

Registers TRCGRA to TRCCRD can be used as output compare or input capture registers. Their functions are switched by registers TRCIOR0 and TRCIOR1.

The value in the general register set as an output compare register is always compared with the value in the TRCCNT register. When the values in both registers match (compare match), bits IMFA to IMFD in the TRCSR register are set to 1. If bits IMIEA to IMIED in the TRCIER register are set to 1 at this time, an interrupt request is generated. Compare match output can be set by registers TRCIOR0 and TRCIOR1.

When an external input capture is detected, the value in the TRCCNT register is stored in the general register set as an input capture register, and bits IMFA to IMFD in the TRCSR register are set to 1. If bits IMIEA to IMIED in the TRCIER register are set to 1 at this time, an interrupt request is generated. The detection edge for input capture can be selected by registers TRCIOR0 and TRCIOR1.

Also, the TRCGRC register can be used as a buffer register for the TRCRGA register and the TRCGRD register can be used as a buffer register for the TRCRGB register. These functions are selected by bits BUFEA and BUFEB in the TRCMR register.

For example, if the TRCGRA register is set as an output compare register and the TRCGRC register is set as a buffer register for the TRCGRA register, the value in the buffer register TRCGRC is transferred to the TRCGRA register each time compare match A occurs.

If the TRCGRA register is set as an input capture register and the TRCGRC register is set as a buffer register for the TRCGRA register, the value in the TRCCNT register is transferred to the TRCGRA register and the value in the TRCGRA register is transferred to the buffer register TRCGRC when an input capture occurs.

Do not access registers TRCGRA to TRCGRD in 8-bit units. These registers must be accessed in 16-bit units. The initial values in these registers are FFFFh.



#### 17.2.3 Timer RC Mode Register (TRCMR)

Address	Address 00142h (TRCMR_0)								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	CTS	—	BUFEB	BUFEA	PWM2	PWMD	PWMC	PWMB	
After Reset	0	1	0	0	1	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	PWMB	TRCIOB PWM mode select bit	0: Timer mode	R/W
b1	PWMC	TRCIOC PWM mode select bit	1: PWM mode	R/W
b2	PWMD	TRCIOD PWM mode select bit		R/W
b3	PWM2	PWM2 mode select bit	0: PWM2 mode <sup>(1)</sup>	R/W
			1: Timer mode or PWM mode <sup>(2)</sup>	
b4	BUFEA	TRCGRC register function select bit (3)	<ul> <li>0: Output compare register or input capture register</li> <li>1: TRCGRC register is used as a buffer register for TRCRGA register</li> </ul>	R/W
b5	BUFEB	TRCGRD register function select bit	<ul> <li>0: Output compare register or input capture register</li> <li>1: TRCGRD register is used as a buffer register for TRCRGB register</li> </ul>	R/W
b6	_	Nothing is assigned. The write value n	nust be 1. The read value is 1.	—
b7	CTS	TRCCNT count start bit	0: Count stops 1: Count starts	R/W

Notes:

- 1. When the PWM2 bit is 0, the settings of bits PWMB to PWMD and registers TRCIOR0 and TRCIOR1 are invalid.
- 2. When the PWM2 bit is 1, the settings of bits PWMB to PWMD and registers TRCIOR0 and TRCIOR1 are valid.
- 3. Set the BUFEA bit to 0 (output compare register or input capture register) in PWM2 mode.

#### CTS Bit (TRCCNT count start bit)

- [Conditions for setting to 0]
- When 0 is written to this bit.
- When a compare match occurs while the CSTP bit in the TRCCR2 register is 1 (increment stops) in PWM2 mode.
- [Condition for setting to 1]
- When 1 is written to this bit.



#### 17.2.4 Timer RC Control Register 1 (TRCCR1)

Address	Address 00143h (TRCCR1_0)								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	CCLR	CKS2	CKS1	CKS0	TOD	TOC	TOB	TOA	]
After Reset	0	0	0	0	0	0	0	0	-

Bit	Symbol	Bit Name	Function	R/W
b0	TOA	Timer output level select A bit	0: Output value is low <sup>(1)</sup>	R/W
b1	TOB	Timer output level select B bit	1: Output value is high <sup>(1)</sup>	R/W
b2	TOC	Timer output level select C bit		R/W
b3	TOD	Timer output level select D bit		R/W
b4	CKS0	Count source select bits	b6 b5 b4 0 0 0; f1	R/W
b5	CKS1		0 0 1: f2	R/W
b6	CKS2		0 1 0: f4	R/W
			0 1 1: f8	
			1 0 0: f32	
			1 0 1: Rising edge of TRCCLK input	
			1 1 0: fHOCO <sup>(2)</sup>	
			1 1 1: fHOCO-F	
b7	CCLR	TRCCNT counter clear select bit	0: Free-running counter	R/W
			1: TRCCNT counter is cleared by input	
			capture/compare match A	

Notes:

2. When selecting fHOCO, set these bits with the on-chip oscillator operating. The count source must be switched while the counter is stopped.

#### TOA Bit (Timer output level select A bit)

This bit is used to set the output value from the TRCIOA pin until the first compare match A (match between the values of registers TRCCNT and TRCGRA) occurs. In PWM mode, this bit is used to control the output level of the TRCIOA pin.

#### TOB Bit (Timer output level select B bit)

This bit is used to set the output value from the TRCIOB pin until the first compare match B (match between the values of registers TRCCNT and TRCGRB) occurs. In PWM mode and PWM2 mode, this bit is used to control the output level of the TRCIOB pin.

#### TOC Bit (Timer output level select C bit)

This bit is used to set the output value from the TRCIOC pin until the first compare match C (match between the values of registers TRCCNT and TRCGRC) occurs. In PWM mode, this bit is used to control the output level of the TRCIOC pin.

#### TOD Bit (Timer output level select D bit)

This bit is used to set the output value from the TRCIOD pin until the first compare match D (match between the values of registers TRCCNT and TRCGRD) occurs. In PWM mode, this bit is used to control the output level of the TRCIOD pin.



<sup>1.</sup> The values set by bits TOA to TOD are reflected immediately after they are changed. Set the value when the CTS bit in the TRCMR register is 0 (count stops).

## 17.2.5 Timer RC Interrupt Enable Register (TRCIER)

Ad	dress 0014	14h (T	RCIER_0)									
	Bit I	o7	b6	b5	b4	b3	b2	b1	b0			
Sy	/mbol O	VIE	_	—	—	IMIED	IMIEC	IMIEB	IMIEA			
After I	Reset	0	1	1	1	0	0	0	0			
Bit	Symbol	Bit N	ame			Function	1			R/W		
b0	IMIEA		capture/co upt enable	•	atch A	is disa	abled upt request		it in TRCSR reginiti in TRCSR reginiti			
b1	IMIEB		c capture/compare match B       0: Interrupt request by IMFB bit in TRCSR register is disabled         rupt enable bit       1: Interrupt request by IMFB bit in TRCSR register is enabled									
b2	IMIEC		Input capture/compare match C interrupt enable bit				<ul><li>0: Interrupt request by IMFC bit in TRCSR register is disabled</li><li>1: Interrupt request by IMFC bit in TRCSR register is enabled</li></ul>					
b3	IMIED		Input capture/compare match D interrupt enable bit				<ul> <li>0: Interrupt request by IMFD bit in TRCSR register is disabled</li> <li>1: Interrupt request by IMFD bit in TRCSR register is enabled</li> </ul>					
b4	—	Noth	ng is assig	ned. The	write value	must be 1.	The read v	alue is 1.		—		
b5	—											
b6	—											
b7	OVIE	Time	r overflow	interrupt e	nable bit	is disa	abled upt request		t in TRCSR regis t in TRCSR regis			



#### 17.2.6 Timer RC Status Register (TRCSR)

Ado	dress 00	145h (T	RCSR_0)								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Sy	mbol	OVF	—		—	IMFD	IMFC	IMFB	IMFA		
After F	Reset	0	1	1	1	0	0	0	0		
r	1					-1					1
Bit	Symbo	bl	B	it Name				Function			R/W
b0	IMFA	Inpu	t capture/co	ompare ma	atch A flag		ons for sett				R/W
b1	IMFB	Inpu	t capture/co	ompare ma	atch B flag				after readin		R/W
b2	IMFC	Inpu	t capture/co	ompare ma	atch C flag		•		edge wher		R/W
b3	IMFD	Inpu	t capture/co	ompare ma	atch D flag		ated by an		upt (i = A to	0 D).	R/W
									ons for Se	ttina	
							lag to 1.				
b4	—	Noth	ing is assig	gned. The v	write value	must be 1.	The read v	/alue is 1.			—
b5	—										
b6	—										
b7	OVF	Time	er overflow	flag			on for settir				R/W
									after readin	g it as 1.	
						-	on for settir	• •			
								.5 Conditio	ons for Se	tting	
						Each F	lag to 1.				

#### Table 17.5 Conditions for Setting Each Flag to 1

	Timer Mode			
Symbol	Input Capture Function	Output Compare Function	PWM Mode	PWM2 Mode
IMFA	When the value of the TRCCNT register is transferred to the TRCGRA register at the input edge <sup>(1)</sup> of the TRCIOA pin.	When the values of r (compare match A).	registers TRCCNT and 2)	d TRCGRA match
IMFB	When the value of the TRCCNT register is transferred to the TRCGRB register at the input edge <sup>(1)</sup> of the TRCIOB pin.	When the values of r (compare match B).	registers TRCCNT and	d TRCGRB match
IMFC	When the value of the TRCCNT register is transferred to the TRCGRC register at the input edge <sup>(1)</sup> of the TRCIOC pin.	When the values of r (compare match C).	registers TRCCNT and	d TRCGRC match
IMFD	When the value of the TRCCNT register is transferred to the TRCGRD register at the input edge <sup>(1)</sup> of the TRCIOD pin.	When the values of r (compare match D).	registers TRCCNT and	d TRCGRD match
OVF	When the TRCCNT register overflows from	om FFFFh to 0000h.		

Notes:

 The edge is selected by bits IOi0 to IOi1 (i = A to D) in registers TRCIO0 and TRCIOR1. However, all of bits IOA2 and IOB2 in the TRCIOR0 register and bits IOC2 and IOD2 in the TRCIOR1 register must be set to 1 (input capture function).

2. PWM mode is selected when bits PWMB, PWMC, and PWMD in the TRCMR register are set to 1.



#### 17.2.7 Timer RC I/O Control Register 0 (TRCIOR0)

Address	Address 00146h (TRCIOR0_0)									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol	_	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
After Reset	1	0	0	0	1	0	0	0		

Bit	Symbol	Bit Name	Function	R/W
b0	IOA0	TRCGRA control A0 bit	[IOA2 = 0 (output compare register)]	R/W
b1	IOA1	TRCGRA control A1 bit	<ul> <li>b1 b0</li> <li>0 0: Pin output by compare match A is disabled</li> <li>0 1: Low output from TRCIOA pin at compare match A</li> <li>1 0: High output from TRCIOA pin at compare match A</li> <li>1 1: Toggle output from TRCIOA pin at compare match A</li> <li>1 1: Toggle output from TRCIOA pin at compare match A</li> <li>[IOA2 = 1 (input capture register)]</li> <li>b1 b0</li> <li>0 0: Rising edge of TRCIOA pin</li> <li>0 1: Falling edge of TRCIOA pin</li> <li>Other than the above: Both edges of TRCIOA pin</li> </ul>	R/W
b2	IOA2	TRCGRA control A2 bit <sup>(1, 2)</sup>	0: Output compare function 1: Input capture function	R/W
b3	IOA3	TRCGRA input-capture input switch bit	0: Input capture of fOCO128 1: Input capture of TRCIOA pin input	R/W
b4	IOB0	TRCGRB control B0 bit	[IOB2 = 0 (output compare register)]	R/W
b5	IOB1	TRCGRB control B1 bit	<ul> <li>b5 b4</li> <li>0 0: Pin output by compare match B is disabled</li> <li>0 1: Low output from TRCIOB pin at compare match B</li> <li>1 0: High output from TRCIOB pin at compare match B</li> <li>1 1: Toggle output from TRCIOB pin at compare match B</li> <li>[IOB2 = 1 (input capture register)]</li> <li>b5 b4</li> <li>0 0: Rising edge of TRCIOB pin</li> <li>0 1: Falling edge of TRCIOB pin</li> <li>Other than the above: Both edges of TRCIOB pin</li> </ul>	R/W
b6	IOB2	TRCGRB control B2 bit <sup>(1, 2)</sup>	0: Output compare function 1: Input capture function	R/W
b7	—	Nothing is assigned. The write	value must be 1. The read value is 1.	—

Notes:

1. In buffer operation, registers TRCGRA and TRCGRC, and registers TRCGRB and TRCGRD are paired. The same values must be set in the IOA2 bit and the IOC2 bit in the TRCIOR1 register, and in the IOB2 bit and the IOD2 bit in the TRCIOR1 register, respectively.

2. When the input capture function is used, do not rewrite the TRCIOR0 register while the timer is counting.

The setting of the TRCIOR0 register is invalid in PWM mode and PWM2 mode. The written value is retained, but not reflected in control.



#### 17.2.8 Timer RC I/O Control Register 1 (TRCIOR1)

Address	Address 00147h (TRCIOR1_0)												
Bit	Bit b7 b6 b5 b4 b3 b2 b1 b0												
Symbol	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0					
After Reset	1	0	0	0	1	0	0	0					

Bit	Symbol	Bit Name	Function	R/W
b0	IOC0	TRCGRC control C0 bit	[IOC3 = 0 (general register for TRCIOA pin)]	R/W
b1	IOC1	TRCGRC control C1 bit	<ul> <li>0 0: Pin output by compare match C is disabled</li> <li>0 1: Low output from TRCIOA pin at compare match C</li> <li>1 0: High output from TRCIOA pin at compare match C</li> <li>1 1: Toggle output from TRCIOA pin at compare match C</li> <li>[IOC2 = 0, IOC3 = 1 (output compare register)]</li> <li>0 0: Pin output by compare match C is disabled</li> <li>0 1: Low output from TRCIOC pin at compare match C</li> <li>1 0: High output from TRCIOC pin at compare match C</li> <li>1 0: High output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> <li>1 1: Toggle output from TRCIOC pin at compare match C</li> </ul>	R/W
b2	IOC2	TRCGRC control C2 bit <sup>(1, 2)</sup>	0: Output compare function 1: Input capture function	R/W
b3	IOC3	TRCGRC control C3 bit	0: Used as a general register for TRCIOA pin 1: Used as a general register for TRCIOC pin	R/W
b4	IOD0	TRCGRD control D0 bit	[IOD3 = 0 (general register for TRCIOB pin)]	R/W
b5	IOD1	TRCGRD control D1 bit	<ul> <li>0 0: Pin output by compare match D is disabled</li> <li>0 1: Low output from TRCIOB pin at compare match D</li> <li>1 0: High output from TRCIOB pin at compare match D</li> <li>1 1: Toggle output from TRCIOB pin at compare match D</li> <li>[IOD2 = 0, IOD3 = 1 ((output compare register)]</li> <li><sup>b5 b4</sup></li> <li>0 0: Pin output by compare match D is disabled</li> <li>0 1: Low output from TRCIOD pin at compare match D</li> <li>1 0: High output from TRCIOD pin at compare match D</li> <li>1 0: High output from TRCIOD pin at compare match D</li> <li>1 1: Toggle output from TRCIOD pin at compare match D</li> <li>1 1: Toggle output from TRCIOD pin at compare match D</li> <li>1 0: High output from TRCIOD pin at compare match D</li> <li>1 1: Toggle output from TRCIOD pin at compare match D</li> <li>1 1: Toggle output from TRCIOD pin at compare match D</li> <li>1 1: Toggle output from TRCIOD pin at compare match D</li> <li>1 1: Toggle output from TRCIOD pin at compare match D</li> <li>1 1: Toggle output from TRCIOD pin at compare match D</li> <li>1 1: Toggle output from TRCIOD pin at compare match D</li> <li>1 1: Toggle output from TRCIOD pin at compare match D</li> <li>1 1: Toggle output from TRCIOD pin</li> <li>0 1: Falling edge of TRCIOD pin</li> <li>0 1: Falling edge of TRCIOD pin</li> <li>0 ther than the above: Both edges of TRCIOD pin</li> </ul>	R/W
b6	IOD2	TRCGRD control D2 bit <sup>(1, 2)</sup>	0: Output compare function 1: Input capture function	R/W
b7	IOD3	TRCGRD control D3 bit	0: Used as a general register for TRCIOB pin 1: Used as a general register for TRCIOD pin	R/W

Notes:

1. In buffer operation, registers TRCGRA and TRCGRC, and registers TRCGRB and TRCGRD are paired. The same values must be set in the IOC2 bit and the IOA2 bit in the TRCIOR0 register, and in the IOD2 bit and the IOB2 bit in the TRCIOR0 register, respectively.

2. When the input capture function is used, do not rewrite the TRCIOR1 register while the timer is counting.

The setting of the TRCIOR1 register is invalid in PWM mode and PWM2 mode. The written value is retained, but not reflected in control.



#### 17.2.9 Timer RC Control Register 2 (TRCCR2)

Address	Address 00148h (TRCCR2_0)												
Bit	Bit b7 b6 b5 b4 b3 b2 b1 b0												
Symbol	TCEG1	TCEG0	CSTP	_	_	POLD	POLC	POLB					
After Reset	0	0	0	1	1	0	0	0					

Bit	Symbol	Bit Name	Function	R/W
b0	POLB	TRCIOB PWM mode output level control bit	0: Output level is active low	R/W
b1	POLC	TRCIOC PWM mode output level control bit	1: Output level is active high	R/W
b2	POLD	TRCIOD PWM mode output level control bit		R/W
b3	—	Nothing is assigned. The write value must be 2	1. The read value is 1.	—
b4	—			
b5	CSTP	Count stop bit	0: Increment continues	R/W
			1: Increment stops	
b6	TCEG0	TRCTRG input edge select bits	0 0: TRCTRG input disabled	R/W
b7	TCEG1		0 1: Rising edge	R/W
			1 0: Falling edge	
			1 1: Both rising and falling edges	

#### **CSTP Bit (Count stop bit)**

This bit is used to set whether the increment in the TRCCNT register is continued or stopped by compare match A. This function is enabled in all operating modes.

To restart the count after it is stopped by a compare match, set the CTS bit in the TRCMR register to 1 (count starts).

#### Bits TCEG0 and TCEG1 (TRCTRG input edge select bits)

These bits are used to select the edge of the TRCTRG input. These bits are enabled only when the PWM2 bit in the TRCMR register is set to 0 (PWM2 mode).



#### 17.2.10 Timer RC Digital Filter Function Select Register (TRCDF)

Ade	dress 0014	19h (TR	RCDF_0)									
	Bit b	57	b6	b5	b4	b3	b2	b1	b0			
Sy	Symbol DFCK1 DFCK0 — DFTRG DFD DFC DFB DFA											
After F	Reset	0	0	0	0	0	0	0	0			
	1	1										
Bit	Symbol		В	it Name				Function		R/W		
b0	DFA	TRCIO	DA digital f	ed	R/W							
b1	DFB	TRCIC	OB digital f	ilter funct	ion bit	1: Digit	al filter fund	ction used		R/W		
b2	DFC	TRCIC	C digital f	ilter funct	ion bit							
b3	DFD	TRCIC	OD digital f	ilter funct	ion bit					R/W		
b4	DFTRG	TRCT	RG digital	filter func	tion bit					R/W		
b5	_	Nothir	ng is assigr	ned. The	write value r	nust be 0.	The read v	alue is 0.		—		
b6	DFCK0	Digital	I filter clock	select bi	ts	b7 b6	20			R/W		
b7	DFCK1					0 0: f3 0 1: f8	_			R/W		
						1 0: f	-					
						1 1:0	-	-	CSK0 to CSK2 in			

The setting of the TRCDF register is valid when:

• Pins TRCIOA to TRCIOD are set to input by registers TRCIOR0 and TRCIOR1.

• 01b (rising edge), 10b (falling edge), or 11b (both rising/falling edges) is selected by bits TCEG0 and TCEG1 in the TRCCR2 register.



## 17.2.11 Timer RC Output Enable Register (TRCOER)

Address 0014Ah (TRCOER_0)											
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	PTO	—	_		ED	EC	EB	EA			
After Reset	0	1	1	1	1	1	1	1			

Bit	Symbol	Bit Name	Function	R/W
b0	EA	TRCIOA output disable bit	[When the OPE bit in the TRCOPR register is 0 (output	R/W
b1	EB	TRCIOB output disable bit	<ul> <li>waveform manipulation disabled)]</li> <li>0: TRCIOi pin (i = A or B) output enabled according to settings of registers TRCMR and TRCIOR0</li> <li>1: TRCIOi pin output disabled (high impedance) regardless of settings of registers TRCMR and TRCIOR0</li> <li>[When the OPE bit in the TRCOPR register is 1 (output waveform manipulation enabled)]</li> <li>0: TRCIOi pin output enabled according to settings of registers TRCMR and TRCIOR0</li> <li>1: TRCIOi pin output level is fixed depending on setting of TRCOPR register</li> </ul>	R/W
b2	EC	TRCIOC output disable bit	[When the OPE bit in the TRCOPR register is 0 (output	R/W
b3	ED	TRCIOD output disable bit	<ul> <li>waveform manipulation disabled)]</li> <li>0: TRCIOk pin (k = C or D) output enabled according to settings of registers TRCMR and TRCIOR1</li> <li>1: TRCIOk pin output disabled (high impedance) regardless of settings of registers TRCMR and TRCIOR1</li> <li>[When the OPE bit in the TRCOPR register is 1 (output waveform manipulation enabled)]</li> <li>0: TRCIOk pin (k = C or D) output enabled according to settings of registers TRCMR and TRCIOR1</li> <li>1: TRCIOk pin output level is fixed depending on setting of TRCOPR register</li> </ul>	R/W
b4	_	Nothing is assigned. The w	rite value must be 1. The read value is 1.	—
b5	—			
b6	—			
b7	ΡΤΟ	Timer output disable bit	<ul> <li>[When the OPE bit in the TRCOPR register is 0 (output waveform manipulation disabled)]</li> <li>0: Timer output disabled is invalid</li> <li>1: Timer output disabled is valid (when a low level is input to the INT0 pin, bits EA to ED are set to 1 (output disabled))</li> <li>For details on INT0, refer to 11. Interrupts.</li> <li>[When the OPE bit in the TRCOPR register is 1 (output waveform manipulation enabled)]</li> <li>The function of the PTO bit is disabled. This bit can be read or written.</li> </ul>	R/W



### 17.2.12 Timer RC A/D Conversion Trigger Control Register (TRCADCR)

Ade	dress 0014B	h (TRCADCR_0)	1						
	Bit b7	b6	b5	b4	b3	b2	b1	b0	
Sy	/mbol —		_	—	ADTRGDE	ADTRGCE	ADTRGBE	ADTRGAE	
After F	Reset 1	1	1	1	0	0	0	0	
Bit	Symbol	Bit Name				Function			R/W
b0	ADTRGAE	TRCGRA A/D	0:	No A/D conv	version start tr		ated at comp	pare match A	R/W
		conversion star trigger enable b	t 1:		version start tr				
b1	ADTRGBE	TRCGRB A/D conversion star trigger enable b	t <b>1</b> :		version start tr version start tr				R/W
b2	ADTRGCE	TRCGRC A/D conversion star trigger enable b	t <b>1</b> :		version start tr version start tr				R/W
b3	ADTRGDE	TRCGRD A/D conversion star trigger enable b	t <b>1</b> :		version start tr version start tr				R/W
b4	—	Nothing is assig	ned. The	write value	must be 1. The	e read value	e is 1.		—
b5	—								
b6	_								
b7	—								

The TRCADCR register is used to select the A/D conversion start trigger source. At the corresponding compare match, an A/D conversion start trigger is generated.



#### 17.2.13 Timer RC Output Waveform Manipulation Register (TRCOPR)

Address	Address 0014Ch (TRCOPR_0)											
Bit	b7	b6	b5	b4	b3	b2	b1	b0				
Symbol	_	—	OPE	RESTATS	OPOL1	OPOL0	_	—	1			
After Reset	0	0	0	0	0	0	0	0	-			

Bit	Symbol	Bit Name	Function	R/W
b0	—	Nothing is assigned. The write va	lue must be 0. The read value is 0.	—
b1	—			
b2 b3	OPOL0 OPOL1	Output waveform manipulation period output level select bits	<ul> <li><sup>b3 b2</sup></li> <li>0 0: When pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD are set to be pulled down externally, output level of each pin is fixed to high impedance</li> <li>0 1: When pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD are set to be pulled up externally, output level of each pin is fixed to high impedance</li> <li>1 0: Output level of pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD is fixed to low during output waveform manipulation period</li> <li>1 1: Output level of pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD is fixed to high during output waveform manipulation period</li> </ul>	R/W R/W
b4	RESTATS	Output restart method select bit (2)	<ul> <li>0: Output waveform manipulation is stopped by software and output is restarted <sup>(3)</sup></li> <li>1: Automatic output waveform manipulation is stopped and automatic output is restarted <sup>(4)</sup></li> </ul>	R/W
b5	OPE	Waveform output manipulation enable bit <sup>(5)</sup>	0: Output waveform manipulation disabled 1: Output waveform manipulation enabled	R/W
b6	—	Nothing is assigned. The write va	lue must be 0. The read value is 0.	—
b7	—	1		

Notes:

- 1. When the OPE bit is 1 (output waveform manipulation enabled), if an output waveform manipulation event is input, bits EA to ED in the TRCOER register are set to 1 (fixed-level output depending on setting of TRCOPR register).
- 2. When the OPE bit is 0 (output waveform manipulation disabled), bits EA to ED in the TRCOER register are not affected by the setting of this bit.
- 3. When the OPE bit is 1 and the RESTATS bit is 0 (output waveform manipulation is stopped by software and output is restarted), bits EA to ED in the TRCOER register can be set to 0 by software. Even if the output waveform manipulation event is cancelled, bits EA to ED do not automatically change to 0.
- 4. When the OPE bit is 1 and the RESTATS bit is 1 (automatic output waveform manipulation is stopped and automatic output is restarted), if the output waveform event is cancelled, bits EA to ED automatically change to 0.
- 5. When the OPE bit is 0, the output waveform of timer RC is manipulated using the setting of TRCOER register only. When the OPE bit is 1, the output waveform of timer RC is manipulated using the setting of TRCOER register regardless of the setting of the PTO bit in the TRCOER register. Bits EA to ED in the TRCOER register are used as the flags for output waveform manipulation. When an output waveform manipulation event is input, bits EA to ED are set to 1.

Do not rewrite the TRCOPR register during count operation.



b7

#### 17.2.14 Timer RC ELC Cooperation Control Register (TRCELCCR)

Ade	dress	0014D	h (TF	RCELCCR_0	D)							
Bit b7			b6	b5	I	b4	b3	b2	b1	b0		
Sy	Symbol —						—		ELCICE	ELCP2TE		
After F	Reset	0		0	0		0	0	0	0	0	
Bit	Syr	nbol		Bit N	ame				Functio	on		R/W
b0	-		Res	erved			Set to 0		R/W			
b1	ELC	P2TE	Inpu	ut trigger sel	ect bit for	(	0: TRC		R/W			
			PW	M2 mode			1: Event input from ELC					
b2	ELC	CICE	TRO	CGRD input	capture sigr	nal	0: TRC	TRCIOD pin input				
			sele	ect bit			1: Ever	nt input from	n ELC			
b3	-	_	Not	hing is assig	ned. The wr	rite va	alue mu	ust be 0. Th	e read valu	e is 0.		—
b4	_											
b5	_	_										
b6	-	_										

#### ELCP2TE Bit (Input trigger select bit for PWM2 mode)

- When the ELCP2TE bit is 1 The rising edge of event input from the ELC is the input trigger in PWM2 mode, regardless of the settings of bits TCEG0 and TCEG1 in the TRCCR2 register
- When the ELCP2TE bit is 0 TRCTRG input is the input trigger in PWM2 mode, according to the settings of bits TCEG0 and TCEG1 in the TRCCR2 register

#### ELCICE Bit (TRCGRD input capture signal select bit)

- When bits IOD3 and IOD2 in the TRCIOR1 register are 1 and the ELCICE bit is 1 The rising edge of event input from the ELC is captured.
- When the ELCICE bit is 0

The active edge of the TRCIOD pin input is decided by the settings of the TRCIOR1 register.



### 17.3 Operation

Table 17.6 lists the Timer RC Operating Modes.

Item	Description
	The output compare and input capture functions are used by setting bits IOA0 to IOA2 and IOB0 to IOB2 in the TRCIOR0 register and bits IOC0 to IOC3 and IOD0 to IOD3 in the TRCIOR1 register.
PWM mode	PWM mode is used by setting bits PWMB to PWMD in the TRCMR register.
PWM2 mode	PWM2 mode is used by setting the PWM2 bit in the TRCMR register.

Tables 17.7 to 17.10 list the settings of pins TRCIOA to TRCIOD. For the assignments of pins TRCIOA to TRCIOD, refer to **14. I/O Ports**.

#### Table 17.7 TRCIOA Pin Settings

Register	TRCOER	TRCMR	TRCIOR0			Function
Bit	EA	PWM2	IOA2	IOA1	IOA0	Function
Setting	0	1	0	0	1	Timer mode waveform output (output compare function)
				1	Х	
value	Х	1	1	Х	Х	Timer mode (input capture function)
		Othe	r than the a	bove		I/O port

X: 0 or 1

#### Table 17.8 TRCIOB Pin Settings

Register	TRCOER	TRC	CMR	TRCIOR0		)	Function	
Bit	EB	PWM2	PWMB	IOB2	IOB1	IOB0	Function	
	0	0	Х	Х	Х	Х	PWM2 mode waveform output	
	0	1	1	Х	Х	Х	PWM mode waveform output	
Setting	0	1	0	0	0	1	Timer mode waveform output (output compare function)	
value					1	Х		
	Х	1	0	1	Х	Х	Timer mode (input capture function)	
		Ot	ther than t	he above			I/O port	

X: 0 or 1

#### Table 17.9 TRCIOC Pin Settings

Register	TRCOER	TRC	CMR	TRCIOR1			Function
Bit	EC	PWM2	PWMC	IOC2	IOC1	IOC0	runcuon
	0	1	1	Х	Х	Х	PWM mode waveform output
Catting	0	1	0	0	0	1	Timer mode waveform output (output compare function)
Setting value					1	Х	
value	Х	1	0	1	Х	Х	Timer mode (input capture function)
		PWM2 = 1	1 and othe	er than the	e above		I/O port

X: 0 or 1

#### Table 17.10 TRCIOD Pin Settings

Register	TRCOER	TRC	CMR	TRCIOR1			Function
Bit	ED	PWM2	PWMD	IOD2	IOD1	IOD0	Function
	0	1	1	Х	Х	Х	PWM mode waveform output
Catting	0	1 (	0	0	0	1	Timer mode waveform output (output compare function)
Setting value			0		1	Х	
	Х	1	0	1	Х	Х	Timer mode (input capture function)
		PWM2 =	1 and othe	er than the	e above		I/O port


X: 0 or 1




### 17.3.1 Timer Mode

The TRCCNT register performs free-running or period count operations. Immediately after a reset, the TRCCNT register functions as a free-running counter. When the CTS bit in the TRCMR register is set to 1 (count starts), count operation is started. When the TRCCNT register overflows from FFFFh to 0000h, the OVF bit in the TRCSR register is set to 1, and an interrupt request is generated if the OVIE bit in the TRCIER register is 1 (interrupt request (FOVI) by OVF flag is enabled).

Figure 17.2 shows an Example of Free-Running Counter Operation.





When the TRCGRA register for period setting is set to any value and the CCLR bit in the TRCCR1 register is set to 1, a period count operation is performed. When the count value matches the TRCGRA register, the TRCCNT register is set to 0000h and the IMFA bit in the TRCSR register is set to 1. If the corresponding IMIEA bit in the TRCIER register is 1 (interrupt request by IMFA bit is enabled) at this time, an interrupt request is generated. The TRCCNT register continues increment operation from 0000h. Figure 17.3 shows an Example of Period Counter Operation.




Figure 17.3 Example of Period Counter Operation



By setting the general register as an output compare register, low-level, high-level, or toggle output is performed at compare matches A to D from pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD.

For the output level of pins TRCIOA to TRCIOD, the initial output level can be set by bits TOA to TOD in the TRCCR1 register, and the active level and toggle output can be set by bits IOA0, IOA1, IOB0, and IOB1 in the TRCIOR0 register and bits IOC0, IOC1, IOD0, and IOD1 in the TRCIOR1 register.

Figure 17.4 shows a Low Output and High Output Operation Example. The TRCCNT register is used for the free-running count operation, a low level is output at compare match B, and a high level is output at compare match A. When the set level and the pin level are the same, the pin level remains unchanged.






Figure 17.5 shows an Example of Toggle Output Operation during Free-Running Count. The TRCCNT register is used for the free-running count operation, and toggle output is performed at compare matches A and B.




Figure 17.5 Example of Toggle Output Operation during Free-Running Count

Figure 17.6 shows an Example of Toggle Output Operation during Period Count. The TRCCNT register is used for the period count operation, and toggle output is performed at compare matches A and B.




Figure 17.6 Example of Toggle Output Operation during Period Count

The input capture function can be used to measure the pulse width or period.

By setting the general register to be an input capture register, the value in the TRCCNT register on input edge detection of pins TRCIOA to TRCIOD is transferred to registers TRCGRA to TRCGRD. When the input capture function is used, the input edge of pins TRCIOA to TRCIOD can set to any of rising edge, falling edge, or both edges, using the corresponding bits (bits IOA0, IOA1, IOB0, and IOB1 in the TRCIOR0 register and bits IOC0, IOC1, IOD0, and IOD1 in the TRCIOR1 register).

By using the input capture function, the measurement result of the period or pulse width can be calculated from the value stored in registers TRCGRA to TRCGRD.

Figure 17.7 shows an Input Capture Operation Example. The TRCCNT register is used for the free-running operation, and both edges are selected for the input-capture input to the TRCIOA pin and a falling edge is selected for the input-capture input to the TRCIOB pin.




Figure 17.7 Input Capture Operation Example

Figure 17.8 shows an Example of Buffer Operation during Input Capture. This example applies when the TRCGRA register is set as an input capture register and the TRCGRC register is set as a buffer register for the TRCGRA register. In this example, the TRCCNT register is used for the free-running count operation and both rising and falling edges are selected for the input-capture input to the TRCIOA pin. Since buffer operation is set, the value in the TRCCNT register is stored in the TRCGRA register by input capture A and the value that has been stored in the TRCGRA register is transferred to the TRCGRC register at the same time.




Figure 17.8 Example of Buffer Operation during Input Capture



## 17.3.2 PWM Mode

In PWM mode, when the TRCGRA register is set as the period register and registers TRCGRB, TRCGRC, and TRCGRD are set as the duty registers, a PWM waveform is output from pins TRCIOB, TRCIOC, and TRCIOD individually. Up to three PWM outputs can be performed when the buffer function is not used. In this mode, the general register functions as an output compare register. The initial output level of the corresponding pin is set according to the set values of bits TOA to TOD in the TRCCR1 register and bits POLB to POLD in the TRCCR2 register.

For TRCIOB, TRCIOC, and TRCIOD output, if the initial value until compare match is the same as the set value for the active polarity at compare match, the compare match output is actually performed, but because the output value does not change during output it will appear as if the initial value were retained.

Table 17.11 lists the Initial Output Level of TRCIOB Pin. The same applies to the initial output level of pins TRCIOC and TRCIOD.

Table 17.11	Initial Output Level of TRCIOB Pin
-------------	------------------------------------


TOB Bit in TRCCR1 Register	POLB Bit in TRCCR2 Register	Initial Output Level
0	0	1
0	1	0
1	0	0
	1	1

The output level is determined by bits POLB to POLD. When the POLB bit is 0 (output level is active low), the TRCIOB output pin is set to low at compare match B and high at compare match A. When the POLB bit is 1 (output level is active high), the TRCIOB output pin is set to high at compare match B and low at compare match A.

The setting values of PWM mode take precedence over those of registers TRCIOR0 and TRCIOR1. When the values set in the period and duty registers are the same, the output value remains unchanged even if a compare match occurs.

Figure 17.9 shows an Operation Example in PWM Mode.










Figure 17.10 shows an Example of Buffer Operation during Output Compare. In this example, the TRCIOB pin is set to PWM mode and the TRCGRD register is set as the buffer register for the TRCGRB register. The TRCCNT register is cleared by compare match A, and the output is set to low at compare match A and high at compare match B.

Since buffer operation is set, the output is changed when compare match B occurs, and the value in the buffer register TRCGRD is transferred to the TRCGRB register at the same time. This operation is repeated each time compare match B occurs.




Figure 17.10 Example of Buffer Operation during Output Compare






Figure 17.11 shows an Operation Example in PWM Mode (Duty Cycle 0%, Duty Cycle 100%).

RENESAS

### 17.3.3 PWM2 Mode

Unlike PWM mode, in PWM2 mode, a PWM waveform is output from the TRCIOB pin at a compare match between the count value of the TRCCNT register and registers TRCGRB and TRCGRC. When the BUFEB bit in the TRCMR register is set to 1 (TRCGRD register is used as a buffer register for TRCRGB register), the TRCGRD register functions as a buffer register for the TRCGRB register. The output level is determined by the TOB bit in the TRCCR1 register.

When the TOB bit is 0 (output value is low), a low level is output at a compare match with the TRCGRB register and a high level is output at a compare match with the TRCGRC register. When the TOB bit is 1 (output value is high), a high level is output at a compare match with the TRCGRB register and a low level is output at a compare match with the TRCGRB register and a low level is output at a compare match with the TRCGRB register.

Table 17.12 lists the Combinations of Pin Functions and General Registers for PWM2 Mode. Figure 17.12 shows the PWM2 Mode Block Diagram. Figure 17.13 shows the Timing of Buffer Operations for Registers TRCGRD and TRCGRB in PWM2 Mode.

The value in the TRCGRD register is transferred to the TRCGRB register and the counter is cleared by a compare match with the TRCGRA register. However, the counter is cleared only when the CCLR bit in the TRCCR1 register is set to 1 (TRCCNT counter is cleared by input capture/compare match A). Also, when trigger input is enabled by bits TCEG0 and TCEG1 in the TRCCR2 register in PWM2 mode, the value in the TRCGRD register is transferred to the TRCGRB register and the counter is cleared by a trigger. The timer I/O pins that are not used in PWM2 mode can be used only as I/O ports.

Table 17.12	Combinations of Pin Functions and General Registers for PWM2 Mode
-------------	---

Pin Name	I/O	Compare Match Register Buffer Register			
TRCIOA	I/O	Port function/TRCTRG input			
TRCIOB	0	TRCGRB register	TRCGRD register		
	0	TRCGRC register	_		
TRCIOC	I/O	Port function			
TRCIOD	1/0				




Figure 17.12 PWM2 Mode Block Diagram



<ul> <li>Transfer by compare m</li> </ul>	natch	
f1 _		
TRCCNT register	I 0000h	
TRCGRA register	I X	
TRCGRD register	m	
TRCGRB register	n m	
Compare match		
Transfer by TRCTRG in	nput	
f1 -		
TRCCNT register	n / n + 1 / 0000h	
TRCGRA register	 	
TRCGRD register	m	
TRCGRB register	n m	
Counter clearing by TRCTRG input		

Figure 17.13 Timing of Buffer Operations for Registers TRCGRD and TRCGRB in PWM2 Mode



In PWM2 mode, the TRCTRG input is used to output a pulse with an arbitrary delay time and width from the TRCIOB pin. The active edge for the TRCTRG input is selected to be a rising edge, falling edge, or both edges, using bits TCEG0 and TCEG1 in the TRCCR2 register.

Set bits TCEG1 and TCEG0 in the TRCCR2 register to 10b (falling edge) to set the falling edge for the TRCTRG input. Set the CSTP bit in the TRCCR2 register to 0 (increment continues) to continue incrementing when compare match A with the TRCGRA register occurs. Set the BUFEB bit in the TRCMR register to 1 (TRCGRD register is used as a buffer register for TRCRGB register) to set the TRCGRD register as the buffer register. Set the TOB bit in the TRCCR1 register to 0 (output value is low) or 1 (output value is high) to set the initial level of the output level to 0 or 1. Next, set the CCLR bit in the TRCCR1 register to 1 (TRCCNT counter is cleared by input capture/compare match A) to clear the TRCCNT register by compare match A.

Figure 17.14 shows an Operation Example in PWM2 Mode when TRCTRG Input is Enabled, and Figure 17.15 shows an Operation Example in PWM2 Mode when TRCTRG Input is Disabled. These examples apply when the PWM2 bit in the TRCMR register is set to 0 (PWM2 mode) and a waveform is output from the TRCIOB pin.

In PWM2 mode, when the TOB bit in the TRCCR1 register is 0 (output value is low), the TRCTRG input edge is cancelled while a high level is output from the TRCIOB pin. Likewise, when the TOB bit is 1 (output value is high), the TRCTRG input edge is cancelled while a low level is output from the TRCIOB pin. In addition, transfer from registers TRCGRD to TRCGRB is performed when a compare match with the TRCGRA register or TRCTRG input occurs. However, if the TRCTRG input is cancelled depending on the level of the TRCIOB pin, transfer from registers TRCGRD to TRCGRB is not performed.




Figure 17.14 Operation Example in PWM2 Mode when TRCTRG Input is Enabled






Figure 17.15 Operation Example in PWM2 Mode when TRCTRG Input is Disabled



Figure 17.16 shows an Example of Count Stop Operation in PWM2 Mode. In this example, the TOB bit in the TRCCR1 register is set to 0 (output value is low) and the TOB bit is set to 1 (output value is high). By setting the CSTP bit in the TRCCR2 register to 1 (increment stops) and the CCLR bit in the TRCCR1 register to 1 (TRCCNT counter is cleared by input capture/compare match A), the counter is changed to 0000h and stopped by the compare match between registers TRCCNT and TRCGRA. By setting the CTS bit in the TRCMR register to 0 (count stops), the counter is forcibly stopped and the output is set to the initial level.






Figure 17.17 shows an Example of One-Shot Pulse Waveform Output Operation in PWM2 Mode.

The count is started when the CTS bit in the TRCMR register is set to 1 (count starts) under the following conditions. Then, the counter is changed to 0000h by a compare match with the TRCGRA register, the count operation is stopped, and a one-shot waveform is output.

- Bits TCEG1 and TCEG0 in the TRCCR2 register are set to 00b (TRCTRG input disabled) to disable the TRCTRG input.
- The CSTP bit in the TRCCR2 register is set to 1 (increment stops) to stop the increment when compare match A with the TRCGRA register occurs.
- The CCLR bit in the TRCCR1 register is set to 1 (TRCCNT counter is cleared by input capture/compare match A) to clear the TRCCNT register by compare match A.
- The TOB bit in the TRCCR1 register is set to 0 (output value is low) to set the initial value of the output level to low.





Figure 17.17 Example of One-Shot Pulse Waveform Output Operation in PWM2 Mode



Figure 17.18 shows an Example of One-Shot Waveform Output Operation in PWM2 Mode (Count is Started by TRCTRG Input).

After the CTS bit in the TRCMR register is set to 1 (count starts), the increment is started at the rising edge of TRCIOA/TRCTRG, and the counter is changed to 0000h by a compare match with the TRCGRA register, the count operation is stopped, and a one-shot waveform is output under the following conditions.

- Bits TCEG1 and TCEG0 in the TRCCR2 register are set to 10b (falling edge) to set the falling edge of the TRCTRG input.
- The CSTP bit in the TRCCR2 register is set to 1 (increment stops) to stop the increment when a compare match with the TRCGRA register occurs.
- The CCLR bit in the TRCCR1 register is set to 1 (TRCCNT counter is cleared by input capture/compare match A) to clear the TRCCNT register by a compare match.
- The TOB bit in the TRCCR1 register is set to 0 (output value is low) to set the initial value of the output level to low.



by TRCTRG Input)



## 17.4 Selectable Functions

### 17.4.1 Input Digital Filter for Input Capture

Figure 17.19 shows the Digital Filter Circuit Block Diagram. The TRCIOA to TRCIOD and TRCTRG input can be latched internally through the digital filter circuit. This circuit consists of three cascaded latch circuits and a match detection circuit. When the TRCIOA to TRCIOD and TRCTRG input are sampled on the clock selected by bits DFCK0 and DFCK1 in the TRCDF register and three outputs from the latch circuits match, the level is passed forward to the next circuit. If they do not match, the previous level is retained. That is, the pulse input with a width of three sampling clocks or more is recognized as a signal. If not, the change in the signal is recognized as noise and cancelled.

Do not use the digital filter immediately after a reset. Wait for four cycles of the sampling clock and make the setting for input capture before using the input capture function.




Figure 17.19 Digital Filter Circuit Block Diagram

## 17.4.2 A/D Conversion Start Trigger

By setting the TRCADCR register, an A/D conversion start trigger can be generated at compare matches A to D.

Figure 17.20 shows a Setting Example of A/D Conversion Start Trigger by Compare Matches B and C.




Figure 17.20 Setting Example of A/D Conversion Start Trigger by Compare Matches B and C

An A/D conversion start trigger is not generated from the buffer register during buffer operation. The TRCGRC register cannot operate as a buffer register for the TRCGRA register in PWM2 mode. Table 17.13 lists the States Where A/D Conversion Start Trigger Sources are Generated.

Table 17.13	States Where A/D Conversion Start Trigger Sources are Generated
	States where AD conversion start myger sources are denerated

Operating Made	Buffer Operation	A/D Conversion Start Trigger Source			
Operating Mode	Buffer Operation	TRCGRA	TRCGRB	TRCGRC	TRCGRD
Input capture	Used	No	No	No	No
	Not used	No	No	No	No
Compare match	Used	Yes	Yes	No	No
	Not used	Yes	Yes	Yes	Yes
PWM mode	Used	Yes	Yes	No	No
	Not used	Yes	Yes	Yes	Yes
PWM2 mode	Used	Yes	Yes	Yes	No
	Not used	Yes	Yes	Yes	Yes

Yes: An A/D conversion start trigger is generated. No: No A/D conversion start trigger is generated.



### 17.4.3 Changing Output Pins and General Registers

The settings for bits IOC3 and IOD3 in the TRCIOR1 register can redirect the compare match output with registers TRCGRC and TRCGRD from pins TRCIOC and TRCIOD to pins TRCIOA and TRCIOB, respectively. The TRCIOA pin can output a combination of compare matches A and C and the TRCIOB pin can output a combination of compare matches B and D.

Figure 17.21 shows the Block Diagram for Changing Output Pins and General Registers.






Figure 17.22 shows an Operation Example when TRCIOA and TRCIOB Output is not Overlapped. The following items must be set:

- Set the CCLR bit in the TRCCR1 register to 1 (TRCCNT counter is cleared by input capture/compare match A) to clear the counter by a compare match and set the TRCCNT register for period count operation.
- Set bits IOA2 to IOA0 in the TRCIOR0 register to 011b (toggle output from TRCIOA pin at compare match A) for toggle output.
- Set bits IOB2 to IOB0 in the TRCIOR0 register to 011b (toggle output from TRCIOB pin at compare match B) for toggle output.
- Set bits IOC3 to IOC0 in the TRCIOR1 register to 0011b (toggle output from TRCIOA pin at compare match C) for toggle output.
- Set bits IOD3 to IOD0 in the TRCIOR1 register to 0011b (toggle output from TRCIOB pin at compare match D) for toggle output.




Figure 17.22 Operation Example when TRCIOA and TRCIOB Output is not Overlapped



### 17.4.4 Output Waveform Manipulation

By setting the TRCOPR register (timer RC output waveform manipulation register), an output waveform from the port can be manipulated by INT1 input for timer RC\_0.

When the OPE bit in the TRCOPR register is 0, the output waveform manipulation function is disabled. Output from timer RC ports TRCIOA, TRCIOB, TRCIOC, and TRCIOD is set by registers TRCIOR0, TRCIOR1, and TRCOER. The output waveform manipulation function is disabled even if a request event for output waveform manipulation is input.

When the OPE bit is 1, the output waveform manipulation is enabled. If an output waveform manipulation event ( $\overline{INT1}$  = low for timer RC\_0) is input, bits EA to ED in the TRCOER register are automatically set to 1. By setting the timer RC port level using bits OPOL0 and OPOL1 in the TRCOPR register, low, high, or high impedance is forcibly output. When the request event for output waveform manipulation is cancelled, output waveform manipulation from the timer RC port is stopped and output is restarted by setting RESTATS. After output waveform manipulation is stopped, output from the pin is restarted from the next timer count period after the timing when output restart is set.

Figures 17.23 to 17.26 show operation examples of output waveform mainpulation.

• When the TRCIOB pin is pulled down externally, the OPE bit in the TRCOPR register is 1 (output waveform manipulation enabled), and bits OPOL1 and OPOL0 are 00b (when pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD are set to be pulled down externally, timer RC output level is fixed to high impedance during output waveform manipulation period), and the RESTATS bit is 0 (output waveform manipulation is stopped by software and output is restarted)




Figure 17.23 Operation Example of Output Waveform Manipulation (1)



• When the TRCIOB pin is pulled up externally, the OPE bit in the TRCOPR register is 1 (output waveform manipulation enabled), bits OPOL1 and OPOL0 are 01b (when pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD are set to be pulled up externally, timer RC output level is fixed to high impedance during output waveform manipulation period), and the RESTATS bit is 0 (output waveform manipulation is stopped by software and output is restarted)




Figure 17.24 Operation Example of Output Waveform Manipulation (2)

• When the OPE bit in the TRCOPR register is 1 (output waveform manipulation enabled), bits OPOL1 and OPOL0 are 10b (timer RC output level is fixed low during output waveform manipulation period), and the RESTATS bit is 1 (automatic output waveform manipulation is stopped by software and automatic output is restarted)




Figure 17.25 Operation Example of Output Waveform Manipulation (3)

• When the OPE bit in the TRCOPR register is 1 (output waveform manipulation enabled), bits OPOL1 and OPOL0 are 11b (timer RC output level is fixed high during output waveform manipulation period), and the RESTATS bit is 1 (automatic output waveform manipulation is stopped by software and automatic output is restarted)




Figure 17.26 Operation Example of Output Waveform Manipulation (4)



## 17.5 Operation Timing

## 17.5.1 TRCCNT Register Count Timing

Figure 17.27 shows the Count Operation Timing.

Internal clock
Internal clock
TRCCNT register
TRCCNT register n / n + 1 / n + 2
External clock
External clock
TRCCNT register
TRCCNT register n / n + 1 / n + 2

Figure 17.27 Count Operation Timing



### 17.5.2 Output-Compare Output Timing

A compare match signal occurs at the last state (timing when the TRCCNT register updates a matched value) when the TRCCNT register and the general register match. When the compare match occurs, the output value set by the TRCIOR register is output to the output-compare output pins (TRCIOA, TRCIOB, TRCIOC, and TRCIOD). After the TRCCNT register and the general register match, a compare match signal does not occur until an input clock to the TRCCNT register is generated.

Figure 17.28 shows the Output-Compare Output Timing.


f1		
TRCCNT register input clock		
TRCCNT register	n / n+1	
Registers TRCGRA to TRCGRD	n	
Compare match signal		
TRCIOA to TRCIOD	χ	

Figure 17.28 Output-Compare Output Timing

### 17.5.3 Input-Capture Input Timing

A falling edge, rising edge, or both edges can be selected for input-capture input by setting registers TRCIOR0 and TRCIOR1.

Figure 17.29 shows the Input-Capture Input Timing. This applies when a falling edge is selected.







### 17.5.4 Timing for Counter Clearing by Compare Match


Figure 17.30 shows the Timing for Counter Clearing by Compare Match A. If the value in the TRCGRA register is n, the counter counts from 0 to n and the period is thus set to n + 1.


f1		
Compare match signal		
TRCCNT register	n (0000h	
TRCGRA register	n	

Figure 17.30 Timing for Counter Clearing by Compare Match A

## 17.5.5 Buffer Operation Timing

Figure 17.31 shows the Buffer Operation Timing.







### 17.5.6 Bits IMFA to IMFD Timing at Compare Match

While the TRCSR register functions as an output compare register, bits IMFA to IMFD are set to 1 when the TRCCNT register and the general registers (TRCGRA, TRCGRB, TRCGRC, TRCGRD) match.

A compare match signal occurs at the last state (timing when the TRCCNT register updates a matched value). Thus, after the TRCCNT register and the general register match, a compare match signal does not occur until an input clock to the TRCCNT register is generated.

Figure 17.32 shows the Timing at Compare Match.

f1	
TRCCNT register input clock	
TRCCNT register	n / n + 1
Registers TRCGRA to TRCGRD	n
Compare match signal	
IMFA to IMFD	
	IMFA to IMFD: Bits in TRCSR register

Figure 17.32 Timing at Compare Match

### 17.5.7 Bits IMFA to IMFD Timing at Input Capture

While the TRCSR register functions as an input capture register, bits IMFA to IMFD are set to 1 when an input capture occurs.

Figure 17.33 shows the Timing at Input Capture.

f1		
Input capture signal		
TRCCNT register	n	
Registers TRCGRA to TRCGRD		
IMFA to IMFD		
	IMFA to IMFD: Bits in TRCSR register	

Figure 17.33 Timing at Input Capture



### 17.5.8 Timing for Setting Status Flags to 0

The status flags are set to 0 when 0 is written to a flag after the CPU reads it as 1. Figure 17.34 shows the Timing for Setting Status Flags by CPU.

	Write cycle to TRCSR register
f1 .	
Address	TRCSR address
Write signal	
IMFA to IMFD	
	IMFA to IMFD: Bits in TRCSR register

Figure 17.34 Timing for Setting Status Flags by CPU

### 17.5.9 Timing of A/D Conversion Start Trigger due to Compare Match

Figure 17.35 shows the Timing of A/D Conversion Start Trigger due to Compare Match.




Figure 17.35 Timing of A/D Conversion Start Trigger due to Compare Match



## 17.6 Notes on Timer RC

### 17.6.1 TRCCNT Register

The following notes apply when the CCLR bit in the TRCCR1 register is set to 1 (TRCCNT counter is cleared by input capture/compare match A).

- When writing a value to the TRCCNT register by a program while the CTS bit in the TRCMR register is set to 1 (count starts), ensure that the write timing does not coincide with when the TRCCNT register is set to 0000h.
- If the timing when the TRCCNT register is set to 0000h and is written coincide, the value is not written and the TRCCNT register is set to 0000h.

If the TRCCNT register is written and read, the value before this register is written may be read. In this case, execute the JMP.B instruction between the write and read instructions.

• Program Example

0	MOV.W	#XXXXh, TRCCNT	; Write
	JMP.B	L1	; JMP.B instruction
L1:	MOV.W	TRCCNT, DATA	; Read

#### 17.6.2 TRCCR1 Register

When setting bits CKS2 to CKS0 in the TRCCR1 register to 111b (fHOCO-F), set fHOCO-F to a clock frequency higher than the CPU clock frequency.

### 17.6.3 TRCSR Register

If the TRCSR register is written and read, the value before this register is written may be read. In this case, execute the JMP.B instruction between the write and read instructions.

Program Example

	MOV.B	#XXh, TRCSR	; Write
	JMP.B	L1	; JMP.B instruction
L1:	MOV.B	TRCSR, DATA	; Read

### 17.6.4 Count Source Switching

When switching the count source, stop the count before switching. After switching the count source, wait for at least two cycles of the CPU clock before writing to the registers (at addresses 00138h to 0014Dh) associated with timer RC.

• Changing procedure

- (1) Set the CTS bit in the TRCMR register to 0 (count stops).
- (2) Change bits CKS0 to CKS2 in the TRCCR1 register.
- (3) Wait for at least two cycles of the CPU clock.
- (4) Write to the registers (at addresses 00138h to 0014Dh) associated with timer RC.

#### Notes:

- 1. Do not set the FRA00 bit to 0 (high-speed on-chip oscillator off) while fHOCO or fHOCO-F is selected as the count source.
- 2. Do not change the division ratio of the high-speed on-chip oscillator set by the FRA2 register while fHOCO-F is selected as the count source.



### 17.6.5 Input Capture Function

- The pulse width for the input capture signal must be at least three cycles of the timer RC operating clock.
- After the input capture signal is input to the TRCIOi pin (i = A, B, C, or D), the value of the TRCCNT register is transferred to the TRCGRi register after one to two cycles of the timer RC operating clock (when there is no digital filter).

### 17.6.6 TRCMR Register in PWM2 Mode

When the CSTP bit in the TRCCR2 register is 1 (increment stops), do not set the TRCMR register when a compare match occurs between registers TRCCNT and TRCGRA.

### 17.6.7 Count Source fHOCO

Count source fHOCO can be used within the power supply voltage range Vcc = 2.7 V to 5.5 V. At voltages besides these, do not set bits CKS2 to CKS0 in the TRCCR1 register to 110b (fHOCO).

#### 17.6.8 Module Standby

Write to the MSTTRC\_0 bit in the MSTCR2 register while the timer RC count is stopped. The timer RC module standby bit exists in the MSTCR2 register.

### 17.6.9 Mode Switching

- When switching modes during operation, set the CTS bit in the TRCMR register to 0 (count stops) before switching.
- After switching modes, set the flags in the TRCSR register to 0 and set the IR bit in the TRCIC register to 0 before starting operation.

For details, refer to 11.9.4 Changing Interrupt Sources.

#### 17.6.10 Input Capture Operation when Count is Stopped

When the input capture function is used, if an input capture signal (edge selected by bits IOj0 and IOj1 (j = A or B) in the TRCIOR0 register or bits IOk0 and IOk1 (k = C or D) in the TRCIOR1 register) is input to the TRCIOi pin (i = A, B, C, or D), the IMFi bit in the TRCSR register is set to 1 even when the CTS bit in the TRCMR register is set to 0 (count stops).



# 18. Timer RE2

#### 18.1 Overview

Timer RE2 includes a 3-bit counter, a 4-bit counter, and an 8-bit counter.

Timer RE2 supports the following two modes:

• Real-time clock mode

A one-second signal is generated from the fC1 clock and used to count seconds, minutes, hours, days of the week, days, months, and years (supporting leap years from 2000 to 2099).

• Compare match timer mode A count source is counted and compare matches are detected.

Table 18.1 lists the Real-Time Clock Mode Specifications. Table 18.2 lists the Compare Match Timer Mode Specifications. Figure 18.1 shows the Real-Time Clock Mode Block Diagram. Figure 18.2 shows the Compare Match Timer Mode Block Diagram, and Table 18.3 lists the Timer RE2 Pin Configuration.


Item	Description	
Count source	fC1 (32 kHz)	
Count	Starting or stopping the count can be selected.	
Reset	Reset by the RTCRST bit in the TRECR register	
Interrupts	<ul> <li>Periodic interrupt One of the following is selected: <ul> <li>0.25 seconds</li> <li>0.5 seconds</li> <li>1 second</li> <li>Minute</li> <li>Hour</li> <li>Day</li> <li>Month</li> <li>Year</li> </ul> </li> <li>Alarm interrupt</li> </ul>	
TMRE2O pin functions	Either of the following is selected: • Programmable I/O port • Output of f4, f8, f16, f32, 1 Hz, 64 Hz, or fC1	
Read from and write to timer	The values of the timer RE2 data registers (TRESEC, TREMIN, TREHR, TREWK, TREDY, TREMON, and TREYR) other than the TREWK register are represented by the BCD code.	
Selectable functions	<ul> <li>Second adjustment function Reset adjustment function and 30-second adjustment function</li> <li>Clock error correction function</li> <li>The standby state can be set for the module only.</li> </ul>	

 Table 18.1
 Real-Time Clock Mode Specifications

#### Table 18.2 Compare Match Timer Mode Specifications

Item	Description
Count sources	f8, f32, f128, f256, f512, f2048, f4096, f8192
Count	Starting or stopping the count can be selected.
Reset	Reset by the RTCRST bit in the TRECR register
Interrupts	Compare match interrupt     Overflow interrupt
TMRE2O pin functions	Either of the following is selected: • Programmable I/O port • Output of f4, f8, f16, f32, or 64 Hz • Output toggled at every compare match • The standby state can be set for the module only.










Figure 18.2 Compare Match Timer Mode Block Diagram

Table 18.3	Timer RE2 Pin Configuration
------------	-----------------------------

Pin Name	I/O	Function
TMRE2O	Output	Output for timer RE2



## 18.2 Registers

Table 18.4 lists the Timer RE2 Register Configuration.

Table 18.4	Timer RE2 Register Configuration
------------	----------------------------------

Register Name	Symbol	After Reset	Address	Access Size
Timer RE2 Counter Data Register	TRESEC	00h	00170h	8
Timer RE2 Second Data Register				
Timer RE2 Compare Data Register	TREMIN	00h	00171h	8
Timer RE2 Minute Data Register				
Timer RE2 Hour Data Register	TREHR	00h	00172h	8
Timer RE2 Day-of-the-Week Data Register	TREWK	00h	00173h	8
Timer RE2 Day Data Register	TREDY	0000001b	00174h	8
Timer RE2 Month Data Register	TREMON	0000001b	00175h	8
Timer RE2 Year Data Register	TREYR	00h	00176h	8
Timer RE2 Control Register	TRECR	00000100b	00177h	8
Timer RE2 Count Source Select Register	TRECSR	00001000b	00178h	8
Timer RE2 Clock Error Correction Register	TREADJ	00h	00179h	8
Timer RE2 Interrupt Flag Register	TREIFR	00h	0017Ah	8
Timer RE2 Interrupt Enable Register	TREIER	00h	0017Bh	8
Timer RE2 Alarm Minute Register	TREAMN	00h	0017Ch	8
Timer RE2 Alarm Hour Register	TREAHR	00h	0017Dh	8
Timer RE2 Alarm Day-of-the-Week Register	TREAWK	00h	0017Eh	8
Timer RE2 Protect Register	TREPRC	00h	0017Fh	8



# 18.2.1 Timer RE2 Counter Data Register (TRESEC) in Compare Match Timer Mode

Address	00170h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	—	—	—	—	—	_	—
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in TRECR register	0	0	0	0	0	0	0	0
D:4				E	all an			

Bit	Function	R/W
	The data of the 8-bit counter can be read. The count value is retained even if timer RE2 stops counting. When the CCLR bit in the TRECR register is 0, the count continues even if a compare match	R
	occurs, and the TRESEC register is set to 00h when the CCLR bit is 1.	



### 18.2.2 Timer RE2 Second Data Register (TRESEC) in Real-Time Clock Mode

Address (	00170h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BSY	SC12	SC11	SC10	SC03	SC02	SC01	SC00
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in TRECR register	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	Setting Range	R/W	
b0	SC00	First digit of second count bits	Count from 0 to 9 every second.	0 to 9 (BCD code)	R/W	
b1	SC01		When the digit increments, 1 is		R/W	
b2	SC02		added to the second digit of		R/W	
b3	SC03		seconds.		R/W	
b4	SC10	Second digit of second count bits	When counting from 0 to 5, 60	0 to 5 (BCD code)	R/W	
b5	SC11		seconds are counted.		R/W	
b6	SC12				R/W	
b7	BSY	Timer RE2 busy flag	This bit is set to 1 while timer RE2 data registers <sup>(1)</sup> or the PM bit in the TRECR register is undated			
		the PM bit in the TRECR register is updated.				

Notes:

1. Timer RE2 data registers: TRESEC, TREMIN, TREHR, TREWK, TREDY, TREMON, and TREYR

Set the PROTECT bit in the TREPRC register to 1 (write enabled) before rewriting the TRESEC register.

### Bits SC00 to SC03 (First digit of second count bits) Bits SC10 to SC12 (Second digit of second count bits)

Set values from 00 to 59 by the BCD code. Read or write to these bits when the BSY bit is 0 (data not being updated).

### BSY Bit (Timer RE2 busy flag)

This bit is set to 1 while data is updated. Read the following registers or bit when this bit is 0 (data not being updated):

• Timer RE2 data registers

- (TRESEC, TREMIN, TREHR, TREWK, TREDY, TREMON, and TREYR)
- Bits PM and HR24 in the TRECR register

Write to the following registers or bits when the BSY bit is 0 (data not being updated):

- Timer RE2 data registers
- (TRESEC, TREMIN, TREHR, TREWK, TREDY, TREMON, and TREYR)
- Timer RE2 alarm registers (TREAMN, TREAHR, and TREAWK)
- Bits PM and HR24
- Registers and bits associated with correction (The AADJE bit in the TRECR register, the AADJM bit in the TRECSR register, and the TREADJ register)



# 18.2.3 Timer RE2 Compare Data Register (TREMIN) in Compare Match Timer Mode

Address (	00171h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	MN7	MN6	MN5	MN4	MN3	MN2	MN1	MN0
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in	0	0	0	0	0	0	0	0

TRECR register

Bit	Symbol	Bit Name	Function	R/W
b0	MN0	Compare data bit 0	The 8-bit compare data is stored.	R/W
b1	MN1	Compare data bit 1	Write the compare value.	R/W
b2	MN2	Compare data bit 2		R/W
b3	MN3	Compare data bit 3		R/W
b4	MN4	Compare data bit 4		R/W
b5	MN5	Compare data bit 5		R/W
b6	MN6	Compare data bit 6		R/W
b7	MN7	Compare data bit 7		R/W

The TREMIN register is always compared with the TRESEC register, and the CMIF bit in the TREIFR register is set to 1 (interrupt requested) when the values of both the registers match. When the CMIE bit in the TREIER register is 1 (compare match interrupt enabled), an interrupt request is generated.

Write to the TREMIN register when the RUN bit in the TRECR register is 0 (count stops).

# 18.2.4 Timer RE2 Minute Data Register (TREMIN) in Real-Time Clock Mode

Address (	)0171h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	MN7	MN12	MN11	MN10	MN03	MN02	MN01	MN00
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in	0	0	0	0	0	0	0	0

TRECR register

Bit	Symbol	Bit Name	Function	Setting Range	R/W
b0	MN00	First digit of minute count bits	Count from 0 to 9 every minute.	0 to 9 (BCD code)	R/W
b1	MN01		When the digit increments, 1 is		R/W
b2	MN02		added to the second digit of		R/W
b3	MN03		minutes.		R/W
b4	MN10	Second digit of minute count bits	When counting from 0 to 5, 60	0 to 5 (BCD code)	R/W
b5	MN11		minutes are counted.		R/W
b6	MN12				R/W
b7	MN7	Set to 0.			R/W

Set the PROTECT bit in the TREPRC register to 1 (write enabled) before rewriting the TREMIN register.

# Bits MN00 to MN03 (First digit of minute count bits) Bits MN10 to MN12 (Second digit of minute count bits)

Set values from 00 to 59 by the BCD code.

When the digit increments from the TRESEC register, 1 is added.



# 18.2.5 Timer RE2 Hour Data Register (TREHR)

Address	00172h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol			HR11	HR10	HR03	HR02	HR01	HR00
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in TRECR register	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	Setting Range	R/W	
b0	HR00	First digit of hour count bits	Count from 0 to 9 every hour.	0 to 9 (BCD code)	R/W	
b1	HR01		When the digit increments, 1 is		R/W	
b2	HR02		added to the second digit of hours.		R/W	
b3	HR03				R/W	
b4	HR10	Second digit of hour count bits	Count from 0 to 1 when the	0 to 2 (BCD code)	R/W	
b5	HR11		HR24 bit in the TRECR register is 0 (12-hour mode). Count from 0 to 2 when the HR24 bit is 1 (24-hour mode).		R/W	
b6	—	Nothing is assigned. The write value must be 0. The read value is 0.				
b7	_					

The TREHR register is used in real-time clock mode.

Set the PROTECT bit in the TREPRC register to 1 (write enabled) before rewriting the TREHR register.

#### Bits HR00 to HR03 (First digit of hour count bits) Bits HR10 to HR11 (Second digit of hour count bits)

Set values from 00 to 11 by the BCD code when the HR24 bit in the TRECR register is 0 (12-hour mode). Set values from 00 to 23 by the BCD code when the HR24 bit is 1 (24-hour mode).

When the digit increments from the TREMIN register, 1 is added.



# 18.2.6 Timer RE2 Day-of-the-Week Data Register (TREWK)

Address	00173h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol						WK2	WK1	WK0
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in TRECR register	Х	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	WK0	Day-of-the-week count bits	b2 b1 b0	R/W
b1	WK1		0 0 0: Sunday 0 0 1: Monday	R/W
b2	WK2		0 1 0: Tuesday 0 1 1: Wednesday 1 0 0: Thursday 1 0 1: Friday 1 1 0: Saturday 1 1 1: Do not set.	R/W
b3		Reserved	Set to 0.	R/W
b4				
b5	_	]		
b6	_			
b7				

The TREWK register is used in real-time clock mode.

Set the PROTECT bit in the TREPRC register to 1 (write enabled) before rewriting the TREWK register.

#### Bits WK0 to WK2 (Day-of-the-week count bits)

A week is counted by counting from 000b (Sunday) to 110b (Saturday) repeatedly. These bits do not change to 111b. Do not set these bits to 111b.

When the digit increments from the TREHR register, 1 is added.



# 18.2.7 Timer RE2 Day Data Register (TREDY)

Address (	00174h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	—	DY11	DY10	DY03	DY02	DY01	DY00
After Reset	0	0	0	0	0	0	0	1
After reset by RTCRST bit in TRECR register	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Function	Setting Range	R/W		
b0	DY00	First digit of day count bits	Count from 0 to 9 every day.	0 to 9 (BCD code)	R/W		
b1	DY01		When the digit increments, 1 is		R/W		
b2	DY02		added to the second digit of day.		R/W		
b3	DY03				R/W		
b4	DY10	Second digit of day count bits	Count from 0 to 3.	0 to 3 (BCD code)	R/W		
b5	DY11				R/W		
b6	—	Nothing is assigned. The write value must be 0. The read value is 0.					
b7							

The TREDY register is used in real-time clock mode.

Set the PROTECT bit in the TREPRC register to 1 (write enabled) before rewriting the TREDY register.

#### Bits DY00 to DY03 (First digit of day count bits) Bits DY10 to DY11 (Second digit of day count bits)

Set values from 01 to 31 by the BCD code.

When the digit increments from the TREHR register, 1 is added. These bits are used to count the number of the days (28 to 31) in each month, including February in a leap year, for years from 2000 to 2099. Read or write to these bits when the BSY bit in the TRESEC register is 0 (data not being updated).



# 18.2.8 Timer RE2 Month Data Register (TREMON)

Address	00175h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol				MO10	MO03	MO02	MO01	MO00
After Reset	0	0	0	0	0	0	0	1
After reset by RTCRST bit in TRECR register	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Function	Setting Range	R/W
b0	MO00	First digit of month count bits	Count from 0 to 9 every month.	0 to 9 (BCD code)	R/W
b1	MO01		When the digit increments, 1 is		R/W
b2	MO02		added to the second digit of month.		R/W
b3	MO03				R/W
b4	MO10	Second digit of month count bit	Count from 0 to 1.	0 to 1 (BCD code)	R/W
b5	—	Nothing is assigned. The write value	e must be 0. The read value is 0.		—
b6	—				
b7					

The TREMON register is used in real-time clock mode.

Set the PROTECT in the TREPRC register to 1 (write enabled) before rewriting the TREMON register.

#### Bits MO00 to MO03 (First digit of month count bits) MO10 Bit (Second digit of month count bit)

Set values from 01 to 12 by the BCD code.

When the digit increments from the TREDY register, 1 is added.



# 18.2.9 Timer RE2 Year Data Register (TREYR)

Address	00176h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	YR13	YR12	YR11	YR10	YR03	YR02	YR01	YR00
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in TRECR register	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	Setting Range	R/W
b0	YR00	First digit of year count bits	Count from 0 to 9 every year.	0 to 9 (BCD code)	R/W
b1	YR01		When the digit increments, 1 is		R/W
b2	YR02		added to the second digit of		R/W
b3	YR03		year.		R/W
b4	YR10	Second digit of year count bits	Count from 0 to 9.	0 to 9 (BCD code)	R/W
b5	YR11				R/W
b6	YR12				R/W
b7	YR13				R/W

The TREYR register is used in real-time clock mode.

Set the PROTECT bit in the TREPRC register to 1 (write enabled) before rewriting the TREYR register.

#### Bits YR00 to YR03 (First digit of year count bits) Bits YR10 to YR13 (Second digit of year count bits)

Set values from 00 to 99 by the BCD code. The fourth digit and third digit of the year are fixed to 20. Years from 2000 to 2099 can be indicated.

When the digit increments from the TREMON register, 1 is added.



# 18.2.10 Timer RE2 Control Register (TRECR) in Real-Time Clock Mode

Address	00177h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	RUN	HR24	PM	RTCRST	CCLR	LFLAG	TREOE	AADJE
After Reset	0	0	0	0	0	1	0	0
After reset by RTCRST bit in TRECR register	0	0	0	Х	Х	1	Х	0

Bit	Symbol	Bit Name	Function	R/W
b0	AADJE	Timer RE2 automatic correction function enable bit	<ul><li>0: Automatic correction function disabled (correction by software enabled)</li><li>1: Automatic correction function enabled (correction by software disabled)</li></ul>	R/W
b1	TREOE	Timer RE2 output enable bit	0: TMRE2O output disabled 1: TMRE2O output enabled	R/W
b2	LFLAG	Leap year flag ⑴	0: Ordinary year 1: Leap year	R
b3	CCLR	Set to 0.		R/W
b4	RTCRST	Timer RE2 reset bit (2)	When this bit is set to 1, the registers and bits listed in Table 18.5 are initialized and the counter control circuit is initialized.	R/W
b5	PM	a.m./p.m. bit	0: a.m. 1: p.m.	R/W
b6	HR24	Operating mode select bit	0: 12-hour mode 1: 24-hour mode	R/W
b7	RUN	Timer RE2 operation start bit	0: Count stops 1: Count starts	R/W

Notes:

1. When the RTCRST bit is set to 1, the TREYR register is set to 00b. As year 2000 is a leap year, the initial value of the LFLAG bit is set to 1.

2. Set the RTCRST bit to 0 after setting it to 1.

#### AADJE Bit (Timer RE2 automatic correction function enable bit)

Change this bit when the BSY bit in the TRESEC register is 0 (data not being updated) and the TADJSF bit in the TREIFR register is 0 (no correction).

# TREOE Bit (Timer RE2 output enable bit)

Change this bit when the RUN bit is set to 0 (count stops).

# LFLAG Bit (Leap year flag)

The LFLAG bit is set to 1 (leap year) when the value of the TREYR register is 00 or a multiple of four. When the LFLAG bit is set to 1, the number of days in February becomes 29. Read this bit when the BSY bit is 0 (data not being updated).



## RTCRST Bit (Timer RE2 reset bit)

When the RTCRST bit is set to 1, the registers and bits listed in Table 18.5 are initialized and the counter control circuit is initialized. Set the RTCRST bit to 0 after setting it to 1.

Table 18.5	Registers and Bits <sup>(1)</sup> Initialized by RTCRST Bit
------------	---

Register	Bit to be Initialized	Bit to Retain Setting Value
Timer RE2 data registers (2)	Bits 0 to 7	_
Timer RE2 alarm registers (3)	Bits 0 to 7	—
TRECR	AADJE, LFLAG, PM, HR24, RUN	TREOE, CCLR, RTCRST
TRECSR	Bit 7	Bits 0 to 6
TREADJ	Bits 0 to 7	_
TREIFR	Bits 0 to 7	_
TREIER	Bits 0 to 7	_
TREPRC	_	Bits 0 to 7

Notes:

1. For the corresponding values, refer to each register value after a reset by the RTCRST bit.

2. Timer RE2 data registers: TRESEC, TREMIN, TREHR, TREWK, TREDY, TREMON, and TREYR

3. Timer RE2 alarm registers: TREAMN, TREAHR, and TREAWK



#### PM Bit (a.m./p.m. bit)

Set the PROTECT bit in the TREPRC register to 1 (write enabled) before rewriting the PM bit. Read or write to the PM bit when the BSY bit in the TRESEC register is 0 (data not being updated). The PM bit is enabled when the HR24 bit is 0 (12-hour mode).

The PM bit changes as follows during count operation.

• Changes to 0 when the PM bit is 1 (p.m.) and the clock increments from 11:59:59 to 00:00:00.

• Changes to 1 when the PM bit is 0 (a.m.) and the clock increments from 11:59:59 to 00:00:00.

Figure 18.3 shows the Definition of Time Representation.

						Noo	on														
HR24 bit = 1	TREHR register	0	1		10	11	12	13		22	23	0	1	2		21	22	23	0	1	2
(24-hour mode)	PM bit										C	)									
HR24 bit = 0	TREHR register	0	1		10	11	0	1		10	11	0	1	2		9	10	11	0	1	2
(12-hour mode)	PM bit		0	(a.m.)	)			1	(p.m.)			0	(a.m	)		1	(p.m	.)	0	(a.m	.)
TREWK register	•					110 (	Sat.)					00	0 (Su	n.)		00	1 (Mo	n.)	01	0 (Tu	e.)
TREDY register						Da	y 1						Day 2			[	Day 3	1		Day 1	
TREMON registe	r								Ja	inuary	/								F	ebrua	ry
TREYR register			Year 2000																		
			1																		
LFLAG bit											1										
LFLAG bit											1										
LFLAG bit HR24 bit = 1	TREHR register	3	4	5		21	22	23	0	1	2		21	22	23	0	1	2			
	TREHR register PM bit	3	4	5		21	22	23	0	1			21	22	23	0	1	2			
HR24 bit = 1 (24-hour mode)	v	3	4	5		21 21	22 10	23	0	1	2		21 9	22 10	23 11	0	1	2			
HR24 bit = 1 (24-hour mode) HR24 bit = 0	PM bit	3		5		21		11	0	1 1 (a.m.)	2		9		11	0		2			
HR24 bit = 1	PM bit TREHR register	3 0	4	5		21 1	10	11 )	0	1	2 0 2		9 1	10	11 .)	0	1	2			
HR24 bit = 1 (24-hour mode) HR24 bit = 0 (12-hour mode)	PM bit TREHR register	3 01	4 ) (a.m.	5		21 1 01	10 (p.m.	11 ) e.)	0 0 011	1 (a.m.	2 0 2		9 1 00	10 (p.m	11 .) n.)	0 0 00	1 (a.m	2 .) n.)			
HR24 bit = 1 (24-hour mode) HR24 bit = 0 (12-hour mode) TREWK register TREDY register	PM bit TREHR register PM bit	3 01	4 ) (a.m. 0 (Tue	5 ) e.)		21 1 01	10 (p.m. 0 (Tue	11 ) e.)	0 0 011	1 (a.m. (Weo	2 2 2 )	····	9 1 00 [	10 (p.m 0 (Su	11 .) n.) 1	0 0 00	1 (a.m 1 (Mo	2 .) n.)			
HR24 bit = 1 (24-hour mode) HR24 bit = 0 (12-hour mode) TREWK register	PM bit TREHR register PM bit	3 01	4 ) (a.m. 0 (Tue	5 ) e.)	··· ···	21 1 01	10 (p.m. 0 (Tue Day 29	11 ) e.)	0 0 011 C	1 (a.m. (Weo Day 1	2 2 2 )	···· ····	9 1 00 [	10 (p.m 0 (Su Day 3 <sup>-</sup>	11 .) n.) 1	0 00 00 J	1 (a.m 1 (Mo Day 1	2 .) n.) Y		··· ···	

Figure 18.3 Definition of Time Representation

#### HR24 Bit (Operating mode select bit)

When the HR24 bit is set to 0 (12-hour mode), the TREHR register counts from 0 to 11. When this bit is set to 1 (24-hour mode), the register counts from 0 to 23. Read or write to the HR24 bit when the BSY bit is 0 (data not being updated).



#### 18.2.11 Timer RE2 Control Register (TRECR) in Compare Match Timer Mode

Address	00177h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	RUN	HR24	PM	RTCRST	CCLR	LFLAG	TREOE	AADJE
After Reset	0	0	0	0	0	1	0	0
After reset by RTCRST bit in TRECR register	0	0	0	Х	Х	1	Х	0

Bit	Symbol	Bit Name	Function	R/W
b0	AADJE	Set to 0.		R/W
b1	TREOE	Timer RE2 output enable bit	0: TMRE2O output disabled 1: TMRE2O output enabled	R/W
b2	LFLAG	Set to 0.		R
b3	CCLR	Counter clear enable bit	<ul> <li>0: TRESEC register initialization by compare match is disabled</li> <li>1: TRESEC register initialization by compare match is enabled</li> </ul>	R/W
b4	RTCRST	Timer RE2 reset bit <sup>(1)</sup>	<ul><li>0: Normal operation</li><li>1: The registers are initialized and the counter control circuit is initialized.</li></ul>	R/W
b5	PM	Set to 0.		R/W
b6	HR24	1		R/W
b7	RUN	Timer RE2 operation start bit	0: Count stops 1: Count starts	R/W

Note:

1. Set the RTCRST bit to 0 after setting it to 1. For the initialized values, refer to each register value after a reset by the RTCRST bit.

# TREOE Bit (Timer RE2 output enable bit)

Change this bit when the RUN bit is set to 0 (count stops).

#### CCLR Bit (Counter clear enable bit)

Change this bit when the RUN bit is set to 0 (count stops).

When registers TRESEC and TREMIN are compared and match, the CCLR bit is used to select whether to initialize the TRESEC register. This bit is enabled only when the CS3 bit in the TRECSR register is 0.



# 18.2.12 Timer RE2 Count Source Select Register (TRECSR) in Real-Time Clock Mode

Address	00178h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	AADJM	OS2	OS1	OS0	CS3	CS2	CS1	CS0
After Reset	0	0	0	0	1	0	0	0
After reset by RTCRST bit in	0	Х	Х	Х	Х	Х	Х	Х

TRECR register

Bit	Symbol	Bit Name	Function	R/W
b0	CS0	Count source select bits	Set to 1000b (fC1) in real-time clock mode	R/W
b1	CS1		(CS3 bit = 1).	R/W
b2	CS2			R/W
b3	CS3			R/W
b4	OS0	Timer RE2 output select bits	b6 b5 b4 0 0 0; f4	R/W
b5	OS1		0 0 1: fC1	R/W
b6	OS2		0 1 0: f8 0 1 1: 1 Hz 1 0 0: f16 1 0 1: 64 Hz 1 1 0: f32 1 1 1: Do not set.	R/W
b7	AADJM	Automatic correction mode select bit	0: Corrected every minute 1: Corrected every 10 seconds	R/W

#### Bits CS0 to CS3 (Count source select bits)

Change these bits when the RUN bit in the TRECR register is 0 (count stops).

# Bits OS0 to OS2 (Timer RE2 output select bits)

Change these bit when the RUN bit is 0 (count stops). These bits are enabled when the TREOE bit in the TRECR register is 1 (TMRE2O output enabled).

# AADJM Bit (Automatic correction mode select bit)

This bit is enabled when the AADJE bit in the TRECR register is 1 (automatic correction function enabled (correction by software disabled)).

When the AADJM bit is set to 0, correction is performed every minute and the resolution is  $\pm 0.5$  ppm. When this bit is set to 1, correction is performed every 10 seconds and the resolution is  $\pm 3$  ppm.

Change this bit when the BSY bit in the TRESEC register is 0 (data not being updated) and the TADJSF bit in the TREIFR register is 0.



# 18.2.13 Timer RE2 Count Source Select Register (TRECSR) in Compare Match Timer Mode

		-								
	Address 0	0178h								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
	Symbol	AADJM	OS2	OS1	OS0	CS3	CS2	CS1	CS0	
Afte	er Reset	0	0	0	0	1	0	0	0	
After	reset by	0	Х	Х	Х	Х	Х	Х	Х	
-	ST bit in									
TRECR	register									
Dit		1	DYA	1				. ,.		DAA
Bit	Symbol			lame				unction		R/W
b0	CS0	Count so	ource seled	ct bits			owing value	es in comp	are match timer	R/W
b1	CS1					mode: b3 b2 b1 b0				R/W
b2	CS2					0 0 0 0:f	8			R/W
b3	CS3					0001:f	32			R/W
						0010:f	128			
						0011:f	256			
						0100:f				
						0 1 0 1:f				
						0 1 1 0:f				
						0 1 1 1:f		-		
						Other than	the above:	Do not set		
b4	OS0	Timer RE	E2 output s	select bits		b6 b5 b4 0 0 0:f4				R/W
b5	OS1					0 0 0.14 0 0 1: fC1				R/W
b6	OS2	]				0 1 0:f8				R/W
1						0 1 1 10	N loval is fi	vod		

b6	OS2		<ul> <li>0 1 0: f8</li> <li>0 1 1: Low level is fixed</li> <li>1 0 0: f16</li> <li>1 0 1: Low level is fixed</li> <li>1 1 0: f32</li> <li>1 1 1: Output toggled at every compare match</li> </ul>	R/W
b7	AADJM	Set to 0.		R/W

# Bits CS0 to CS3 (Count source select bits)

Change these bits when the RUN bit in the TRECR register is 0 (count stops).

#### Bits OS0 to OS2 (Timer RE2 output select bits)

Change these bit when the RUN bit is 0 (count stops). These bits are enabled when the TREOE bit in the TRECR register is 1 (TMRE2O output enabled). When 111b is written to bits OS2 to OS0, the internal output level is set to low.



# 18.2.14 Timer RE2 Clock Error Correction Register (TREADJ)

Address 00179h								
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PLUS	MINUS	ADJ5	ADJ4	ADJ3	ADJ2	ADJ1	ADJ0
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in TRECR register	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ADJ0	Correction value setting bits	Setting range: 00h to 3Fh (00 to 63)	R/W
b1	ADJ1			R/W
b2	ADJ2			R/W
b3	ADJ3			R/W
b4	ADJ4			R/W
b5	ADJ5			R/W
b6	MINUS	Correction counter bits	b7 b6 0 0: Not corrected	R/W
b7	PLUS		<ul> <li>0 1: Subtraction correction</li> <li>1 0: Addition correction</li> <li>1 1: Do not set.</li> </ul>	R/W

The TREADJ register is used in real-time clock mode. This register is used to set the clock error correction direction and the correction amount. Write to the TREADJ register while the CS3 bit in the TRECSR register is 1. Change the TREADJ register when the BSY bit in the TRESEC register and the TADJSF bit in the TREIFR register are both 0.

#### **Bits MINUS and PLUS (Correction counter bits)**

The one-second counter is changed depending on the values of bits ADJ0 to ADJ5.

When the PLUS bit is set to 0 and the MINUS bit is set to 1, the internal counter is corrected to the minus side. The clock can be set backward when it gains time.

When the PLUS bit is set to 1 and the MINUS bit is set to 0, the internal counter is corrected to the plus side. The clock can be set forward when it loses time.

The interval for correction differs depending on the AADJE bit in the TRECR register.

When the AADJE bit is 0 (automatic correction function disabled (correction by software enabled)), correction is performed when writing to the TREADJ register. When the AADJE bit is 1 (automatic correction function enabled (correction by software disabled)), correction is performed for the interval set by the AADJM bit in the TRECSR register.

For details on the setting method of the TREADJ register, refer to 18.3.4 Clock Error Correction Function.



# 18.2.15 Timer RE2 Interrupt Flag Register (TREIFR) in Real-Time Clock Mode

Address 0017Ah								
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TADJSF			RSTADJ	ADJ30S	ALIE	RTCF	ALIF
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in TRECR register	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ALIF	Alarm interrupt flag	0: No interrupt requested	R/W
b1	RTCF	Real-time clock periodic interrupt flag	1: Interrupt requested	R/W
b2	ALIE	Alarm interrupt enable bit	0: Alarm interrupt disabled 1: Alarm interrupt enabled	R/W
b3	ADJ30S	30-second adjustment bit	When 1 is written to this bit, the value of the TRESEC register changes as follows. When TRESEC register value $\leq 29$ : TRESEC $\leftarrow 00$ When TRESEC register value $\geq 30$ : TRESEC $\leftarrow 00$ , TREMIN $\leftarrow$ TREMIN + 1 The read value is 0.	W
b4	RSTADJ	Second counter reset adjustment bit	When 1 is written to this bit, the value of the TRESEC register is set to 00 and the internal counter is initialized. The read value is 0.	W
b5	—	Nothing is assigned. The write value r	nust be 0. The read value is 0.	—
b6	—			
b7	TADJSF	Correction status flag	0: No correction 1: Being corrected	R

# ALIF Bit (Alarm interrupt flag)

[Conditions for setting to 0]

- When 0 is written to this bit after reading it. If the result of reading this bit is 1, writing 0 to this bit will set it to 0.
- When an interrupt from the DTC is automatically cleared.

[Condition for setting to 1]

• The contents of the timer RE2 alarm register <sup>(1)</sup> and the timer RE2 data register <sup>(2)</sup> match (refer to **18.3.5** Alarm Function).

If the result of reading this bit is 0, writing 0 to this bit will not change its value. If this bit changes from 0 to 1 after the read, the bit will remain 1 even if 0 is written. Writing 1 has no effect.

To confirm the match, set an enable bit in the timer RE2 alarm registers <sup>(1)</sup> to 1.

Notes:

- 1. Timer RE2 alarm registers: TREAMN, TREAHR, and TREAWK
- 2. Timer RE2 data registers: TREMIN, TREHR, and TREWK



#### RTCF Bit (Real-time clock periodic interrupt flag)

[Conditions for setting to 0]

- When 0 is written to this bit after reading it. If the result of reading this bit is 1, writing 0 to this bit will set it to 0.
- When an interrupt from the DTC is automatically cleared.
- [Condition for setting to 1]
- When the interrupt source enabled by the TREIER register occurs.
- If the result of reading this bit is 0, writing 0 to this bit will not change its value. If this bit changes from 0 to 1 after the read, the bit will remain 1 even if 0 is written. Writing 1 has no effect.

#### ALIE Bit (Alarm interrupt enable bit)

Change this bits when the RUN bit in the TRECR register is 0 (count stops).

#### TADJSF Bit (Correction status flag)

While the TADJSF bit is 1 (being corrected), do not change the following bits or register:

- The AADJE bit in the TRECR register
- The AADJM bit in the TRECSR register
- The TREADJ register

[Conditions for setting to 0]

• Correction ends.

- (1) For addition correction, when the correction value set by bits ADJ0 to ADJ5 in the TREADJ register is transferred to the internal counter.
- (2) For subtraction correction, when the correction value set by bits ADJ0 to ADJ5 and the internal counter value are compared and match.
- When 00b (not corrected) is written to bits PLUS to MINUS in the TREADJ register.

[Conditions for setting to 1]

• Correction by software

- (1) When 01b (subtraction correction) is written to bits PLUS to MINUS (the TADJSF bit is set to 1 in synchronization with the count source).
- (2) When 10b (addition correction) is written to bits PLUS to MINUS (the TADJSF bit is set to 1 in synchronization with the count source).
- Automatic correction

When the BSY bit in the TRESEC register is set to 0 (data not being updated) during the seconds which meet the conditions for subtraction correction.



# 18.2.16 Timer RE2 Interrupt Flag Register (TREIFR) in Compare Match Timer Mode

Address 0017Ah								
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TADJSF	_	_	RSTADJ	ADJ30S	ALIE	OVIF	CMIF
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in	0	0	0	0	0	0	0	0

TRECR register

Bit	Symbol	Bit Name	Function	R/W		
b0	CMIF	Compare match interrupt flag	0: No interrupt requested	R/W		
b1	OVIF	Overflow interrupt flag	1: Interrupt requested	R/W		
b2	ALIE	Set to 0.		R/W		
b3	ADJ30S		W			
b4	RSTADJ			W		
b5	—	Nothing is assigned. The write val	ue must be 0. The read value is 0.	—		
b6	—					
b7	TADJSF	Disabled in compare match timer mode.				

# CMIF Bit (Compare match interrupt flag)

[Conditions for setting to 0]

- When 0 is written to this bit after reading it. If the result of reading this bit is 1, writing 0 to this bit will set it to 0.
- When an interrupt from the DTC is automatically cleared.
- [Condition for setting to 1]
- The contents of registers TRESEC and TREMIN match.

If the result of reading this bit is 0, writing 0 to this bit will not change its value. If this bit changes from 0 to 1 after the read, the bit will remain 1 even if 0 is written. Writing 1 has no effect.

# **OVIF Bit (Overflow interrupt flag)**

[Conditions for setting to 0]

- When 0 is written to this bit after reading it. If the result of reading this bit is 1, writing 0 to this bit will set it to 0.
- When an interrupt from the DTC is automatically cleared.
- [Condition for setting to 1]
- The 8-bit counter overflows.

If the result of reading this bit is 0, writing 0 to this bit will not change its value. If this bit changes from 0 to 1 after the read, the bit will remain 1 even if 0 is written. Writing 1 has no effect.



# 18.2.17 Timer RE2 Interrupt Enable Register (TREIER) in Real-Time Clock Mode

Address 0017Bh									
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	YRIE	MOIE	DYIE	HRIE	MNIE	SEIE	SEIE05	SEIE025	
After Reset	0	0	0	0	0	0	0	0	
After reset by RTCRST bit in TRECR register	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	SEIE025	Periodic interrupt triggered every 0.25 seconds enable bit	<ul> <li>0: Periodic interrupt triggered every 0.25 seconds disabled</li> <li>1: Periodic interrupt triggered every 0.25 seconds enabled</li> </ul>	R/W
b1	SEIE05	Periodic interrupt triggered every 0.5 seconds enable bit	<ul><li>0: Periodic interrupt triggered every 0.5 seconds disabled</li><li>1: Periodic interrupt triggered every 0.5 seconds enabled</li></ul>	R/W
b2	SEIE	Periodic interrupt triggered every second enable bit	0: Periodic interrupt triggered every second disabled 1: Periodic interrupt triggered every second enabled	R/W
b3	MNIE	Periodic interrupt triggered every minute enable bit	0: Periodic interrupt triggered every minute disabled 1: Periodic interrupt triggered every minute enabled	R/W
b4	HRIE	Periodic interrupt triggered every hour enable bit	0: Periodic interrupt triggered every hour disabled 1: Periodic interrupt triggered every hour enabled	R/W
b5	DYIE	Periodic interrupt triggered every day enable bit	0: Periodic interrupt triggered every day disabled 1: Periodic interrupt triggered every day enabled	R/W
b6	MOIE	Periodic interrupt triggered every month enable bit	0: Periodic interrupt triggered every month disabled 1: Periodic interrupt triggered every month enabled	R/W
b7	YRIE	Periodic interrupt triggered every year enable bit	<ul><li>0: Periodic interrupt triggered every year disabled</li><li>1: Periodic interrupt triggered every year enabled</li></ul>	R/W

Write to the TREIER register when the RUN bit in the TRECR register is 0 (count stops).



# 18.2.18 Timer RE2 Interrupt Enable Register (TREIER) in Compare Match Timer Mode

Address 0017Bh								
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	YRIE	MOIE	DYIE	HRIE	MNIE	SEIE	OVIE	CMIE
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in	0	0	0	0	0	0	0	0

TRECR register

Bit	Symbol	Bit Name	Function	R/W
b0	CMIE	Compare match interrupt enable bit	<ul><li>0: Compare match interrupt disabled</li><li>1: Compare match interrupt enabled</li></ul>	R/W
b1	OVIE	Overflow interrupt enable bit	0: Overflow interrupt disabled 1: Overflow interrupt enabled	R/W
b2	SEIE	Set to 0.		R/W
b3	MNIE			R/W
b4	HRIE			R/W
b5	DYIE			R/W
b6	MOIE			R/W
b7	YRIE			R/W

Write to the TREIER register when the RUN bit in the TRECR register is 0 (count stops).



# 18.2.19 Timer RE2 Alarm Minute Register (TREAMN)

Address 0017Ch								
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ENBMN	AMN6	AMN5	AMN4	AMN3	AMN2	AMN1	AMN0
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in TRECR register	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	Setting Range	R/W
b0	AMN0	First digit of minute alarm data bits	Store the alarm data.	0 to 9 (BCD code)	R/W
b1	AMN1				R/W
b2	AMN2				R/W
b3	AMN3				R/W
b4	AMN4	Second digit of minute alarm data	Store the alarm data.	0 to 5 (BCD code)	R/W
b5	AMN5	bits			R/W
b6	AMN6				R/W
b7	ENBMN	Minute alarm enable bit	0: Minute alarm disabled (not compared with the TREMI 1: Minute alarm enabled (compared with the TREMIN re	•	R/W

The TREAMN register is used in real-time clock mode.

Write to this register when the BSY bit in the TRESEC register is 0 (data not being updated).

The TREAMN register is compared with the TREMIN register when the ENBMN bit is 1 (minute alarm enabled). If the values of both the registers match, the ALIF bit in the TREIFR register is set to 1 (interrupt requested). When the ALIE bit in the TREIFR register is 1 (alarm interrupt enabled), an interrupt request is generated.

#### Bits AMN0 to AMN3 (First digit of minute alarm data bits) Bits AMN4 to AMN6 (Second digit of minute alarm data bits)

Set values from 00 to 59 by the BCD code. If any value other than the above is set, normal operation cannot be performed.



# 18.2.20 Timer RE2 Alarm Hour Register (TREAHR)

Address	0017Dh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ENBHR	APM	AHR5	AHR4	AHR3	AHR2	AHR1	AHR0
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in TRECR register	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	Setting Range	R/W
b0	AHR0	First digit of hour alarm data bits	Store the alarm data.	0 to 9 (BCD code)	R/W
b1	AHR1				R/W
b2	AHR2				R/W
b3	AHR3				R/W
b4	AHR4	Second digit of hour alarm data	Store the alarm data.	0 to 2 (BCD code)	R/W
b5	AHR5	bits			R/W
b6	APM	a.m./p.m. alarm data bit	0: a.m.		R/W
			1: p.m.		
b7	ENBHR	Hour alarm enable bit	0: Hour alarm disabled (not compared with the TREHF 1: Hour alarm enabled (compared with the TREHR res	5 ,	R/W

The TREAHR register is used in real-time clock mode.

Write to this register when the BSY bit in the TRESEC register is 0 (data not being updated). The TREAHR register is compared with the TREHR register when the ENBHR bit is 1 (hour alarm enabled). If the values of both the registers match, the ALIF bit in the TREIFR register is set to 1 (interrupt requested). When the ALIE bit in the TREIFR register is 1 (alarm interrupt enabled), an interrupt request is generated.

# Bits AHR0 to AHR3 (First digit of hour alarm data bits) Bits AHR4 to AHR5 (Second digit of hour alarm data bits)

Set values from 00 to 11 by the BCD code when the HR24 bit in the TRECR register is 0 (12-hour mode). Set values from 00 to 23 by the BCD code when the HR24 bit is 1 (24-hour mode). If any value other than the above is set, normal operation cannot be performed.

# APM Bit (a.m./p.m. alarm data bit)

Set the APM bit to 0 (a.m.) when the HR24 bit is 1 (24-hour mode).



## 18.2.21 Timer RE2 Alarm Day-of-the-Week Register (TREAWK)

Address	0017Eh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ENBWK	_	—	—	—	AWK2	AWK1	AWK0
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in TRECR register	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	AWK0	Day-of-the-week alarm data bits	b2 b1 b0 0 0 0: Sunday	R/W
b1	AWK1		0 0 0: Sunday 0 0 1: Monday	R/W
b2	AWK2		0 1 0: Tuesday 0 1 1: Wednesday 1 0 0: Thursday 1 0 1: Friday 1 1 0: Saturday	R/W
			1 1 1: Do not set.	
b3	—	Nothing is assigned. The write value n	nust be 0. The read value is 0.	—
b4	—			
b5	_			
b6	_			
b7	ENBWK	Day-of-the-week alarm enable bit	<ul> <li>0: Day-of-the-week alarm disabled (not compared with the TREWK register)</li> <li>1: Day-of-the-week alarm enabled (compared with the TREWK register)</li> </ul>	R/W

The TREAWK register is used in real-time clock mode.

Write to this register when the BSY bit in the TRESEC register is 0 (data not being updated).

The TREAWK register is compared with the TREWK register when the ENBWK bit is 1 (day-of-the-week alarm enabled). If the values of both the registers match, the ALIF bit in the TREIFR register is set to 1 (interrupt requested). When the ALIE bit in the TREIFR register is 1 (alarm interrupt enabled), an interrupt request is generated.

#### Bits AWK0 to AWK2 (Day-of-the-week alarm data bits)

Set 000b (Sunday) to 110b (Saturday).



# 18.2.22 Timer RE2 Protect Register (TREPRC) in Real-Time Clock Mode

Address	0017Fh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PROTECT	_		—	—	—	—	—
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in TRECR register	Х	х	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	—	Nothing is assigned. The write value r	must be 0. The read value is 0.	—
b1	—			
b2	—			
b3	—			
b4	—			
b5	—			
b6	—	Reserved	Set to 0.	R/W
b7	PROTECT	Protect bit	Writing to the time data registers 0: Write disabled 1: Write enabled	R/W

#### **PROTECT Bit (Protect bit)**

The following registers and bit can be changed when this bit is set to 1 (write enabled):

• Timer RE data registers (TRESEC, TREMIN, TREHR, TREWK, TREDY, TREMON, and TREYR)

• The PM bit in the TRECR register

When 1 is written to the PROTECT bit by a program, this bit remains 1. Use the following procedure to change the registers protected by this bit:

- (1) Write 1 to the PROTECT bit.
- (2) Write a value to the register protected by this bit.
- (3) Write 0 (write disabled) to this bit.



# 18.2.23 Timer RE2 Protect Register (TREPRC) in Compare Match Timer Mode

Address	0017Fh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PROTECT	_	—	—	_	—	—	—
After Reset	0	0	0	0	0	0	0	0
After reset by RTCRST bit in TRECR register	Х	х	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	—	Nothing is assigned. The write value n	nust be 0. The read value is 0.	—
b1	—			
b2	—			
b3	—			
b4	—			
b5	—			
b6	—	Reserved	Set to 0.	R/W
b7	PROTECT	Protect bit	Writing to the TREMIN register 0: Write disabled 1: Write enabled	R/W

#### **PROTECT Bit (Protect bit)**

The TREMIN register can be changed when the PROTECT bit is 1 (write enabled).

When 1 is written to the PROTECT bit by a program, this bit remains 1. Use the following procedure to change the TRESEC register:

- (1) Write 1 to the PROTECT bit.
- (2) Write a value to the TREMIN register.
- (3) Write 0 (write disabled) to this bit.



# 18.3 Operation in Real-Time Clock Mode

#### 18.3.1 Operation Example

#### 18.3.2 Example of Setting Associated Registers

When timer RE2 is used in real-time clock mode, use the procedure shown in Figure 18.4 to perform the initial setting of the registers after power on.





Figure 18.4 Initial Setting Procedure when Timer RE2 is Used in Real-Time Clock Mode








# 18.3.3 Time Changing and Reading Procedures

#### 18.3.3.1 Time Changing Procedure

Figure 18.6 shows the Time Changing Procedure. Follow Figure 18.6 for the procedure for changing the data of seconds, minutes, hours, days of the week, days, months, and years.

Check the BSY bit in the TRESEC register and change the data registers of seconds, minutes, hours, days of the week, days, months, and years when the BSY bit is 0. Then, check the BSY bit again, and if this bit is 0, the time rewrite operation has ended. When the BSY bit is 1, wait until this bit is set to 0, and change the above data registers again.





#### 18.3.3.2 Time Reading Procedure

If the data of seconds, minutes, hours, days of the week, days, months, or years is updated while reading the time, a correct time will not be obtained, so the time must be read again. Figure 18.7 shows an Example when Correct Time is not Obtained. In this example, only the TRESEC register is read after the data is updated, resulting an error of approximately 1 minute.

There are the following four methods for reading a correct time:

• Program monitoring method 1

Check the BSY bit in the TRESEC register, and read the data registers of seconds, minutes, hours, days of the week, days, months, and years after the BSY bit changes from 1 to 0. After the BSY bit is set to 1, the registers are updated after approximately 15.625 ms, and then this bit is set to 0.

• Program monitoring method 2 Read the data registers of seconds, minutes, hours, days of the week, days, months, and years in the following order:

- (1) Enable a periodic interrupt.
- (2) Monitor the RTCF bit in the TREIFR register.
- (3) Confirm that the RTCF bit is set to 1 (interrupt requested).
- (4) Check that the BSY bit is 0 (data not being updated).
- (5) Read the above data registers.
- Using an interrupt

Read the required contents of the data registers of seconds, minutes, hours, days of the week, days, months, and years in the timer RE2 interrupt routine.

• Using the values read only if they are the same value twice

Read the data registers of seconds, minutes, hours, days of the week, days, months, and years consecutively twice, and use the data if the read data is the same.

```
[Before update]
       TREYR register = 06h, TREMON register = 07h, TREDY register = 28h, TREWK register = 05h,
       TREHR register = 09h, TREMIN register = 53h, TRESEC register = 59h
     BSY bit = 0 (data not being updated)
     Read the year data register
                                             06h
     Read the month data register
                                             07h
     Read the day data register
                                             28h
Processing flow
     Read the day-of-the week data register 05h
     Read the hour data register
                                             09h
     Read the minute data register
                                             53h
     Read the second data register
                                             59h
     BSY bit = 1 (data being updated)
     [After update]
       TREYR register = 06h, TREMON register = 07h, TREDY register = 28h, TREWK register = 05h,
       TREHR register = 09h, TREMIN register = 54h, TRESEC register = 00h
     BSY bit = 0 (data not being updated)
     Read the second data register
                                             00h
```

Figure 18.7 Example when Correct Time is not Obtained



#### 18.3.4 Clock Error Correction Function

This function corrects input frequency errors in the fC1 clock. The correction amount is set by bits ADJ0 to ADJ5 in the TREADJ register. The correction direction is set by bits MINUS and PLUS in the TREADJ register. Time errors can be corrected by setting bits PLUS and MINUS to 10b (addition correction) when the fC1 clock is slower than 32,768 Hz, and by setting these bits to 01b (subtraction correction) when the fC1 clock is faster than 32,768 Hz.

#### 18.3.4.1 Correction by Software

For correction by software, when 1 is written to the MINUS or PLUS bit once, correction is performed only for that one time. Figure 18.8 shows an Operation Example of Addition Correction by Software. For subtraction correction by software, if the TADJSF bit in the TREIFR register is set to 1 (being corrected) immediately before the counter value and the setting value of bits ADJ0 to ADJ5 are compared and match, subtraction correction is performed during the current 1/16 second (refer to Figure 18.9). If the TADJSF bit is set to 1 immediately after the counter value and the setting value of bits ADJ0 to ADJ5 are compared and match, subtraction subtraction correction is performed during the next 1/16 second period (refer to Figure 18.10).






 Figure 18.8
 Operation Example of Addition Correction by Software









(Correction during Next 1/16 Second)

RENESAS

#### 18.3.4.2 Automatic Correction Function

For the automatic correction function, when 1 is written to the MINUS or PLUS bit in the TREADJ register, correction is performed periodically. The TREADJ register is added/subtracted to/from the internal counter value every minute or 10 seconds with the AADJM bit in the TRECSR register.

Figure 18.11 shows an Operation Example of Addition Correction with Automatic Correction Function and Figure 18.12 shows an Operation Example of Subtraction Correction with Automatic Correction Function.





Figure 18.11 Operation Example of Addition Correction with Automatic Correction Function







#### 18.3.4.3 Procedure for Switching Automatic Correction Function

Figure 18.13 shows the Procedure for Switching from Correction by Software, Figure 18.14 shows the Procedure for Switching from Automatic Correction Function, and Figure 18.15 shows the Procedure for Stopping Automatic Correction Function.




Figure 18.13 Procedure for Switching from Correction by Software






Figure 18.14 Procedure for Switching from Automatic Correction Function




Figure 18.15 Procedure for Stopping Automatic Correction Function



#### 18.3.4.4 Examples of Setting Clock Error Correction Function

The following shows examples of setting correction by the automatic correction function and correction by software.

These examples apply under the assumptions:

- External sub oscillator frequency fsub = 32,769.55 Hz
- External sub oscillator frequency error foffsub =  $(32,769.55 32,768)/32,768 \times 10^6 = 47.3 \text{ ppm}$
- (1) Example of setting correction by the automatic correction function The AADJE bit in the TRECR register = 1 (automatic correction function enabled (correction by software disabled)).
   When the AADIM bit is the TRECCP register = 0 (corrected correction minute) the correction encount is
  - When the AADJM bit in the TRECSR register = 0 (corrected every minute), the correction amount is expressed as follows:

Correction amount =  $(\text{fsub} - 32,768) \times 60 = 93 > 63$  (maximum setting value of bits ADJ0 to ADJ5) Thus, automatic correction cannot be performed every minute.

• When the AADJM bit in the TRECSR register = 1 (corrected every 10 seconds), the correction amount is expressed as follows:

Correction amount =  $(\text{fsub} - 32,768) \times 10 = 15.5 \approx 16$ 

Thus, set the TREADJ register to 01010000b (MINUS correction, correction amount = 16).

Clock errors after correction (unit: ppm)

- $=((fsub \times 10-16)/(32,768 \times 10)-1) \times 10^{6}$
- = -1.5 ppm (slower than the standard clock by 1.5 ppm)
- (2) Example of setting correction by software

The AADJE bit = 0 (automatic correction function disabled (correction by software enabled)).

- The minimum correction amount when writing to the TREADJ register every second is  $\pm 1/32,768 = \pm 30.5$  ppm, and the minimum correction amount when writing to the TREADJ register every minute is  $\pm 1/32,768/60 = \pm 0.5$  ppm, so corrections every second and every minute are combined to be used.
- If the correction amount when writing to the TREADJ register every second (writing every second) is A, and the correction amount when writing to the TREADJ register every minute (writing every minute) is B,

A = [fsub - 32,768] = [1.55] = 1 ([] indicates taking the integer floor of the value.)

 $B = A + (((fsub - 32,768) \times 60) \ \% \ 60) = A + (93 \ \% \ 60) = 34$ 

(% indicates the remainder for a division operation.)

Thus, correction is performed by writing 01000001b (41h) every second and 01100010b (62h) every minute to the TREADJ register.

Clock errors after correction (unit: ppm)

= (((fsub - A) × 59 + (fsub - B))/(32,768 × 60) - 1) × 10<sup>6</sup> = 0 ppm



#### 18.3.5 Alarm Function

Generation of an alarm can be set by minutes, hours, or days of the week, or any combination of these. Write 1 to an enable bit in the target alarm register and set the lower bits to the alarm time. Write 0 to an enable bit in the other alarm registers.

When the counter and the alarm time match, the ALIF bit in the TREIFR register is set to 1 (interrupt requested). Detection of the alarm can be confirmed by reading the ALIF bit, but usually confirmed by using an interrupt. When 1 (alarm interrupt enabled) has been written to the ALIE bit, an alarm interrupt request is generated and the alarm can be detected.

The ALIF bit that has changed to 1 is set to 0 by writing 0 by a program.

The following shows an alarm setting example:

- Set bits AMN6 through AMN4 to 5 and bits AMN3 through AMN0 to 8 in the TREAMN register (58 minutes).
- Set the APM bit to 0 (a.m.) and bits AHR5 through AHR0 to 3 (3 o'clock) in the TREAHR register.
- Set bits AWK2 to AWK0 in the TREAWK register to 001b (Monday).

Table 18.6 lists the Alarm Interrupt Request Generation Conditions and Figure 18.16 shows the Alarm Time Setting Procedure.

ENBWK Bit in TREAWK Register	ENBHR Bit in TREAHR Register	ENBMN Bit in TREAMN Register	Alarm Interrupt Request Generation Condition
0	0	0	No alarm interrupt request is generated.
0	0	1	An alarm interrupt request is generated at 58 minutes and 00 seconds.
0	1	0	An alarm interrupt request is generated at 3:00:00 a.m.
0	1	1	An alarm interrupt request is generated at 3:58:00 a.m.
1	0	0	An alarm interrupt request is generated at 0:00:00 a.m. on Monday.
1	0	1	An alarm interrupt request is generated at 58 minutes and 00 seconds on Monday.
1	1	0	An alarm interrupt request is generated at 3:00:00 a.m. on Monday.
1	1	1	An alarm interrupt request is generated at 3:58:00 a.m. on Monday.

Table 18.6 Alarm Interrupt Request Generation Conditions






Figure 18.16 Alarm Time Setting Procedure



## 18.3.6 Second Adjustment Function

Two functions are provided as second adjustment functions: reset adjustment and 30-second adjustment.

## 18.3.6.1 Reset Adjustment Function

The reset adjustment function initializes the TRESEC register and the internal counter. When 1 is written to the RSTADJ bit in the TREIFR register while the BSY bit in the TRESEC register is 0 (data not being updated), the TRESEC register is set to 00h after two or three cycles of the fC1 clock, and the internal counter is initialized and the count restarts. When 1 is written to the RSTADJ bit while the BSY bit is 1 (data is being updated), the TRESEC register is set to 00h when the data is updated, and the internal counter is initialized and the count restarts.

The other timer RE2 data registers are not affected during reset adjustment. After writing 1 to the RSTADJ bit, allow four cycles of the fC1 clock to elapse before writing to the TRESEC register.





Figure 18.17 Occurrence of Reset Adjustment



## 18.3.6.2 30-Second Adjustment Function

The 30-second adjustment function rounds 29 seconds or less to 00 and 30 seconds or more to 00. When 1 is written to the ADJ30S bit in the TREIFR register while the BSY bit in the TRESEC register is 0 (data not being updated), the TRESEC register is adjusted by 30 seconds when the data is updated. When 1 is written to the ADJ30S bit while the BSY bit is 1 (data being updated), the TRESEC register is adjusted by 30 seconds when the data is updated the next time. The other timer RE2 data registers are not affected during 30-second adjustment.








Figure 18.19 Occurrence of 30-Second Adjustment (Second Data < 30)



## **18.4** Operation in Compare Match Timer Mode

## 18.4.1 Operation Example

## 18.4.2 Example of Setting Associated Registers

Figure 18.20 shows the Initial Setting Procedure when Timer RE2 is Used in Compare Match Timer Mode and Figure 18.21 shows an Operation Example in Compare Match Mode. Also, refer to Figure 18.20 when setting these registers again.




Figure 18.20 Initial Setting Procedure when Timer RE2 is Used in Compare Match Timer Mode






Figure 18.21 Operation Example in Compare Match Mode



#### 18.5 Interrupt Sources

The timer RE2 interrupt sources for are listed below:

• Periodic interrupts (0.25 seconds, 0.5 seconds, 1 second, minutes, hours, a day, a month, a year)

- Alarm interrupt
- Compare match interrupt
- Overflow interrupt

Table 18.7 lists the Timer RE2 Interrupt Sources.

When using an interrupt, make necessary settings while the RUN bit in the TRECR register is 0 (count stops), and then set the RUN bit to 1 (count starts).

[Real-time clock mode]

When an enabled periodic interrupt source is generated, the RTCF bit in the TREIFR register is set to 1 (interrupt requested), and an interrupt request is generated.

When the alarm time and the counter match, the ALIF bit in the TREIFR register is set to 1 (interrupt requested). When an alarm interrupt is enabled, an interrupt request is generated.

[Compare match timer mode]

When the compare match timer overflows, the OVIF bit in the TREIFR register is set to 1 (interrupt requested). When the OVIE bit in the TRIER register is 1 (overflow interrupt enabled), an interrupt request is generated.

When the compare match timer is compared and matched, the CMIF bit in the TREIFR register is set to 1 (interrupt requested). When the CMIE bit in the TREIER register is 1 (compare match interrupt enabled), an interrupt request is generated.

Source	Operating mode	Source Name	Interrupt Source	Interrupt Enable Bit
Real-time clock period/overflow	Real-time clock mode	Periodic interrupt triggered every 0.25 seconds	0.25-second period	SEIE025
		Periodic interrupt triggered every 0.5 seconds	0.5-second period	SEIE05
		Periodic interrupt triggered every second	The TRESEC register is updated (one-second period).	SEIE
		Periodic interrupt triggered every minute	The TREMIN register is updated (one-minute period).	MNIE
		Periodic interrupt triggered every hour	The TREHR register is updated (one-hour period).	HRIE
		Periodic interrupt triggered every day	The TREDY register is updated (one-day period).	DYIE
		Periodic interrupt triggered every month	The TREMON register is updated (one-month period).	MOIE
		Periodic interrupt triggered every year	The TREYR register is updated (one-year period).	YRIE
	Compare match timer mode	Overflow interrupt	When the compare match timer overflows.	OVIE
Alarm/compare match	Real-time clock mode	Alarm interrupt	When the alarm time set by the alarm register (TREAMN, TREAHR, or TREAWK register only with enable bit set as 1) and the counter match.	ALIE
	Compare match timer mode	Compare match interrupt	When the compare match timer is compared and matched.	CMIE

Table 18.7 Timer RE2 Interrupt Sources



## 18.5.1 One-Shot Signal for Event Link Controller (ELC)

A single one-shot signal can be used by the event link controller (ELC) interrupt. If a request for an alarm interrupt in real-time clock mode or a compare match interrupt in compare match timer mode is generated, the ELC interrupt one-shot signal is output.

This signal is not affected by the setting of the alarm interrupt enable bit or the compare match enable bit.



#### 18.6 Notes on Timer RE2

- When 0 (count stops) is written to the RUN bit in the TRECR register, the count is stopped after three cycles of the count source.
- When entering module standby, set the TREOE bit in the TRECR register to 0 (TMRE2O output disabled) and set the RUN bit to 0 (count stops), and then allow three or more cycles of the count source to elapse before setting the MSTTRE bit in the MSTCR3 register to 1 (standby).
- Switch bits OS0 to OS2 and CS3 in the TRECSR register while the TREOE bit in the TRECR register is 0 (TMRE2O output disabled).
- Switching registers TREIFR and TREIER must be performed as follows:

[Real-time clock mode]

- Switch the TREIER register while the RTCF bit in the TREIFR register is 0 (no interrupt requested).
- Switch the ALIE bit in the TREIFR register while the ALIF bit in the TREIFR register is 0 (no interrupt requested).

[Compare match timer mode]

- Switch the CMIE bit in the TREIER register while the CMIF bit in the TREIFR register is 0 (no interrupt requested).
- Switch the OVIE bit in the TREIER register while the OVIF bit in the TREIFR register is 0 (no interrupt requested).
- When changing the CS3 bit, all of the following conditions must be met:
  - The RUN bit is 0 (count stops).
  - The TREOE bit is 0 (TMRE2O output disabled).
  - When changing the CS3 bit from 0 to 1, the CMIF bit is 0 (no interrupt requested) and the OVIF bit is 0 (no interrupt requested).
  - When changing the CS3 bit from 1 to 0, the ALIF bit is 0 (no interrupt requested) and the RTCF bit is 0 (no interrupt requested).
- Set the RTCRST bit in the TRECR register while the RTCF/OVIF bit is 0 (no interrupt requested) and the ALIF/CMIF bit is 0 (no interrupt requested).



# 19. Serial Interface (UART0)

The serial interface consists of two channels: UART0\_0 and UART0\_1. This chapter describes these channels as UART0 unless there are differences between them.

## 19.1 Overview

Each UART0 channel is independent and has a dedicated timer for generating a transfer clock. It supports two modes: Clock synchronous serial I/O mode and clock asynchronous serial I/O (UART) mode.

Table 19.1 lists the UARTO Specifications. Figure 19.1 shows the UARTO Block Diagram. Figure 19.2 shows the Transmit/Receive Unit Block Diagram. Table 19.2 lists the UARTO Pin Configuration.

lt	em	Description				
Clock	Transfer data	Transfer data length: 8 bits				
synchronous	format					
serial I/O	Transfer clock	<ul> <li>The CKDIR bit in the U0MR register is 0 (internal clock): fi/2 (n + 1)</li> </ul>				
mode		fi = f1, f8, f32, or fC1				
		n: Value set in the U0BRG register (00h to FFh)				
		<ul> <li>The CKDIR bit in the U0MR register is 1 (external clock):</li> </ul>				
		fEXT (input from the CLK pin)				
	Error detection	Overrun error				
Clock	Transfer data	Character bits (transfer data): 7, 8, or 9 bits selectable				
asynchronous	format	Start bit: 1 bit				
serial I/O		<ul> <li>Parity bit: Odd, even, or none selectable</li> </ul>				
mode		Stop bit: 1 or 2 bits selectable				
	Transfer clock	• The CKDIR bit in the U0MR register is 0 (internal clock): fj/16 (n + 1)				
		fj = f1, f8, f32, or fC1				
		n: Value set in the U0BRG register (00h to FFh)				
		<ul> <li>The CKDIR bit in the U0MR register is 1 (external clock): fEXT/16 (n + 1)</li> </ul>				
		fEXT (input from the CLK pin)				
		n: Value set in the U0BRG register (00h to FFh)				
	Error detection	Overrun error, framing error, parity error, error sum flag				
Interrupt source	es	Transmit buffer empty or transmission complete interrupt (multiplexed), and				
		reception complete interrupt				
Selectable fund	ction	The digital filter enabled or disabled can be selected by the DFE bit in the U0C0				
		register.				

Table 19.1UART0 Specifications








Figure 19.1 UART0 Block Diagram









	•	
Pin Name	I/O	Function
CLK	Input/Output	Transfer clock input and output
RXD	Input	Serial data input
TXD	Output	Serial data output



#### 19.2 Registers

Table 19.3 lists the UARTO Register Configuration.

Table 19.3	UART0 Register	Configuration
------------	----------------	---------------

00h XXh XXh XXh 00001000b	00080h 00081h 00082h 00083h 00084h	8 8 8 (1) 8 (1)
XXh XXh 00001000b	00082h 00083h	8 (1)
XXh 00001000b	00083h	-
00001000b		8 (1)
	00084h	
000000405	0000411	8
00000010b	00085h	8
XXXXh	00086h	16 <sup>(1)</sup>
00h	00088h	8
00h	00090h	8
XXh	00091h	8
XXh	00092h	8 (1)
XXh	00093h	8 (1)
00001000b	00094h	8
00000010b	00095h	8
XXXXh	00096h	16 <sup>(1)</sup>
00h	00098h	8
-	XXh 00001000b 00000010b	XXh         00093h           00001000b         00094h           0000010b         00095h           XXXXh         00096h

X: Undefined Note:

1. For details on access, refer to the description of the individual registers.

## 19.2.1 UART0 Transmit/Receive Mode Register (U0MR)

Address 00080h (U0MR\_0), 00090h (U0MR\_1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol		PRYE	PRY	STPS	CKDIR	SMD2	SMD1	SMD0	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	SMD0	Serial I/O mode select bits (1)	0 0 0: Serial interface disabled (operation	R/W
b1	SMD1		stopped)	R/W
b2	SMD2		<ul> <li>0 0 1: Clock synchronous serial I/O mode</li> <li>1 0 0: UART mode, transfer data 7 bits long</li> <li>1 0 1: UART mode, transfer data 8 bits long</li> <li>1 1 0: UART mode, transfer data 9 bits long</li> <li>Other than the above: Do not set.</li> </ul>	R/W
b3	CKDIR	Internal/external clock select bit	0: Internal clock 1: External clock	R/W
b4	STPS	Stop bit length select bit	0: One stop bit 1: Two stop bits	R/W
b5	PRY	Odd/even parity select bit <sup>(2)</sup>	0: Odd parity 1: Even parity	R/W
b6	PRYE	Parity enable bit	0: Parity disabled 1: Parity enabled	R/W
b7	—	Reserved	Set to 0.	R/W

Notes:

1. When setting bits SMD2 to SMD0 in the U0MR register to 000b, set the TE bit in the U0C1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).


2. The PRY bit is enabled when the PRTYE bit is 1 (parity enabled).

## 19.2.2 UARTO Bit Rate Register (U0BRG)

Addr	ess 0	0081h (L	J0BRG_0),	00091h (U	I0BRG_1)						
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Sym	nbol				—				_		
After Reset		Х	Х	Х	Х	Х	Х	Х	Х		
									1		r
Bit				F	unction				Setting	Range	R/W
b7 to b0	If the	set value	e is n, U0B	RG divides	the count	source by i	n + 1.		00h to FF	h	W

Write to the U0BRG register using the MOV instruction while transmission and reception are stopped. Set bits CLK0 and CLK1 in the U0C0 register before writing to this register. Do not write to the U0BRG register successively.

## 19.2.3 UART0 Transmit Buffer Register (U0TB)



Bit	Symbol	Function	R/W
b0	—	Transmit data	W
b1	—		W
b2	—		W
b3	_		W
b4	—		W
b5			W
b6	_		W
b7	—		W
b8	—		W
b9	_	Nothing is assigned. The write value must be 0. The read value is undefined.	—
b10	_		
b11			
b12	—		
b13	—		
b14	_		
b15	_		

If the transfer data is 9 bits long, write to the higher byte (b15 to b8) first and then the lower byte (b7 to b0) in 8-bit units.

Write to the U0TB register using the MOV instruction. Word access is prohibited.

## 19.2.4 UART0 Transmit/Receive Control Register 0 (U0C0)

Address	Address 00084h (U0C0_0), 00094h (U0C0_1)									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol	UFORM	CKPOL	NCH	DFE	TXEPT	_	CLK1	CLK0		
After Reset	0	0	0	0	1	0	0	0		

Bit	Symbol	Bit Name	Function	R/W
b0	CLK0	U0BRG count source select bits (1)	b1 b0 0 0: f1	R/W
b1	CLK1		0 1: f8	R/W
			1 0: f32	
			1 1: fC1	
b2	—	Reserved	Set to 0.	R/W
b3	TXEPT	Transmit register empty flag	<ul> <li>0: Data present in the transmit register (transmission in progress)</li> <li>1: No data in the transmit register (transmission completed)</li> </ul>	R
b4	DFE	RXD digital filter enable bit	0: Digital filter disabled 1: Digital filter enabled	R/W
b5	NCH	Data output select bit <sup>(2)</sup>	0: TXD pin is set to CMOS output 1: TXD pin is set to N-channel open-drain output	R/W
b6	CKPOL	CLK polarity select bit <sup>(3)</sup>	<ul> <li>0: Transmit data is output at the falling edge and receive data is input at the rising edge of the transfer clock</li> <li>1: Transmit data is output at the rising edge and receive data is input at the falling edge of the transfer clock</li> </ul>	R/W
b7	UFORM	Transfer format select bit	0: LSB first 1: MSB first	R/W

Notes:

1. If the U0BRG count source is changed, set the U0BRG register again.

2. When UART0 is not used, set the NCH bit to 0 (TXD pin is set to CMOS output).

3. The CKPOL bit is enabled in clock synchronous serial I/O mode.

## DFE Bit (RXD digital filter enable bit)

When the RXD digital filter is enabled, noise that is three or fewer pulses of the baud rate clock is reduced. For details, refer to **19.3.2.3 RXD Digital Filter**.

This bit can be set in clock asynchronous serial I/O mode. In clock synchronous serial I/O mode, set this bit to 0 (digital filter disabled).



## 19.2.5 UART0 Transmit/Receive Control Register 1 (U0C1)

Address	Address 00085h (U0C1_0), 00095h (U0C1_1)									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol			U0RRM	U0IRS	RI	RE	ΤI	TE		
After Reset	0	0	0	0	0	0	1	0		

Bit	Symbol	Bit Name	Function	R/W
b0	TE	Transmission enable bit	0: Transmission disabled 1: Transmission enabled	R/W
b1	TI	Transmit buffer empty flag	0: Data present in the U0TB register 1: No data in the U0TB register	R
b2	RE	Reception enable bit	0: Reception disabled 1: Reception enabled	R/W
b3	RI	Reception complete flag <sup>(1)</sup>	0: No data in the U0RB register 1: Data present in the U0RB register	R
b4	U0IRS	UART0 transmit interrupt source select bit	0: Transmit buffer empty (TI = 1) 1: Transmission completed (TXEPT = 1)	R/W
b5	UORRM	UART0 continuous receive mode enable bit <sup>(2)</sup>	0: Continuous receive mode disabled 1: Continuous receive mode enabled	R/W
b6	—	Reserved	Set to 0.	R/W
b7	—			

Notes:

1. The RI bit is set to 0 (no data in the U0RB register) when the U0RB register is read.

2. Can only be set in clock synchronous I/O mode. In clock asynchronous I/O mode, set this bit to 0 (continuous receive mode disabled).



19.2.6	UA a	RT0 F	Receive	Buffer I	Register	(U0RB	)				
Ad	dress 0	0086h (L	JORB_0), 0	0096h (U0	RB_1)						
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Sy	/mbol	_	—	—	—	_	—	—	—	]	
After I	Reset	Х	Х	Х	Х	Х	Х	Х	Х	-	
	Bit	b15	b14	b13	b12	b11	b10	b9	b8		
Sy	/mbol	SUM	PER	FER	OER	—	—	—	—	]	
After I	Reset	Х	Х	Х	Х	Х	Х	Х	Х	-	
Bit	Symb	ol	E	Bit Name				Function	1		R/W
b0	—	Rece	eive data			•					R
b1	—										R
b2	—										R
b3	—										R
b4	—										R
b5	—										R
b6	—										R
b7	—										R
b8	—										R
b9	—	Noth	ing is assi	gned. The	write value	must be 0.	The read	value is un	defined.		—
b10	—										
b11	—										
b12	OER	Ove	rrun error fl	ag <sup>(1)</sup>		0: No ov 1: Overr	errun erroi un error				R
b13	FER	Fran	ning error f	lag <sup>(1)</sup>			aming error ng error				R
b14	PER	Parit	ty error flag	l (1)		0: No pa 1: Parity	arity error error				R
b15	SUM	l Erro	r sum flag	(1)		0: No er 1: Error	ror				R

Note:

1. Bits OER, FER, PER, and SUM are set to 0 (no error) when bits SMD2 to SMD0 in the U0MR register are set to 000b (serial interface disabled) or the RE bit in the U0C1 register is set to 0 (reception disabled).

The SUM bit is set to 0 (no error) when all of bits OER, FER, and PER are set to 0 (no error). In addition, bits FER and PER are set to 0 when the U0RB register is read.

The U0RB register must be read in 16-bit units.



b7

# 19.2.7 UART0 Interrupt Flag and Enable Register (U0IR)

Ado	dress	8000	38h (U	0IR_0), 00	098h (U0IF	२_1)						
	Bit	b	57	b6	b5	b4	b3	b2	b1	b0		
Sy	/mbol	_	_	—	—	—	U0TIE	UORIE	—	—	]	
After F	Reset	(	0	0	0	0	0	0	0	0	-	
		<del></del>			<u></u>							
Bit	Sym	bol		В	it Name				Function			R/W
b0		-	Nothi	Nothing is assigned. The write value must be 0. The read value is 0.								_
b1		-										
b2	U0R	١E	UAR	T0 receive	interrupt e	nable bit	0: Recei	ive interrupt	disabled			R/W
				1: Receive interrupt enabled								
b3	U0T	ΊE	UAR	T0 transmi	t interrupt e	enable bit	0: Trans	mit interrup	t disabled			R/W
				1: Transmit interrupt enabled								
b4		-	Nothi	Nothing is assigned. The write value must be 0. The read value is 0.							_	
b5		-	1									
b6		-	Rese	Reserved								R/W



## 19.3 Operation

UART0 supports two modes: clock synchronous serial I/O mode and clock asynchronous serial I/O (UART) mode.

## 19.3.1 Clock Synchronous Serial I/O Mode

In clock synchronous serial I/O mode, transmission or reception is performed using a transfer clock. Table 19.4 lists the Clock Synchronous Serial I/O Mode Specifications and Table 19.5 lists the Registers and Settings Used in Clock Synchronous Serial I/O Mode.

Table 19.4	Clock Synchronous Serial I/O Mode Specifications
------------	--

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	<ul> <li>The CKDIR bit in the U0MR register is 0 (internal clock): fi/(2 (n + 1)) fi = f1, f8, f32, or fC1 n = Value set in the U0BRG register (00h to FFh)</li> <li>The CKDIR bit in the U0MR register is 1 (external clock): fEXT (input from the CLK pin)</li> </ul>
Transmission start conditions	To start transmission, the following requirements must be met: <sup>(1)</sup> • The TE bit in the U0C1 register is set to 1 (transmission enabled). • The TI bit in the U0C1 register is set to 0 (data present in the U0TB register).
Reception start conditions	<ul> <li>To start reception, the following requirements must be met: <sup>(1)</sup></li> <li>The RE bit in the U0C1 register is set to 1 (reception enabled).</li> <li>The TE bit in the U0C1 register is set to 1 (transmission enabled).</li> <li>The TI bit in the U0C1 register is set to 0 (data present in the U0TB register).</li> </ul>
Interrupt request generation timing	<ul> <li>For transmission, one of the following can be selected.</li> <li>The U0IRS bit in the U0C1 register is set to 0 (transmit buffer empty): When data is transferred from the U0TB register to the UART0 transmit register (at start of transmission).</li> <li>The U0IRS bit in the U0C1 register is set to 1 (transmission completed): When data transmission from the UART0 transmit register is completed.</li> <li>For reception When data is transferred from the UART0 receive register to the U0RB register (at completion of reception).</li> </ul>
Error detection	Overrun error <sup>(2)</sup> This error occurs if the next data reception is started and the 7th bit is received before the U0RB register is read.
Selectable functions	<ul> <li>CLK polarity selection The output and input timing of transfer data can be selected to be either the rising or the falling edge of the transfer clock.</li> <li>LSB first or MSB first selection The start bit can be selected to be bit 0 or bit 7 when transmission and reception are started.</li> <li>Continuous receive mode selection Reading the UORB register enables reception at the same time.</li> </ul>

Notes:

1. When an external clock is selected, the requirements must be met in either of the following states:

• The external clock is set to high when the CKPOL bit in the U0C0 register is 0 (transmit data is output at the falling edge and receive data is input at the rising edge of the transfer clock).

• The external clock is set to low when the CKPOL bit is 1 (transmit data is output at the rising edge and receive data is input at the falling edge of the transfer clock).

2. If an overrun error occurs, the receive data (b0 to b7) in the U0RB register is undefined.

	-	-
Register	Bit	Function
U0TB	b0 to b7	Set transmit data.
U0RB	b0 to b7	Receive data can be read.
	OER	Overrun error flag
U0BRG	b0 to b7	Set the bit rate.
U0MR	SMD2 to SMD0	Set to 001b (clock synchronous serial I/O mode).
	CKDIR	Select an internal or external clock.
U0C0	CLK0, CLK1	Select the U0BRG count source (f1, f8, f32, or fC1).
	TXEPT	Transmit register empty flag
	NCH	Select the output type (CMOS or N-channel open-drain output) of the TXD pin.
	CKPOL	Select the polarity of the transfer clock.
	UFORM	Select LSB first or MSB first.
U0C1	TE	Set to 1 to enable transmission.
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception.
	RI	Reception complete flag
	U0IRS	Select the UART0 transmit interrupt source to be transmit buffer empty or transmission
		complete.
	UORRM	Select continuous receive mode from disabled or enabled.

Table 19.5 Registers and Settings Used in Clock Synchronous Serial I/O Mode

Note:

1. The write value must be 0 for all bits not listed in this table.



## 19.3.1.1 Operation Examples




Figure 19.3 Transmit and Receive Timing in Clock Synchronous Serial I/O Mode



## 19.3.1.2 Polarity Select Function

Figure 19.4 shows the Transfer Clock Polarity.

The polarity of the transfer clock is selected with the CKPOL bit in the U0C0 register.

• CKPOL b	it in U0C0 register = 0 (transmit data is output at the falling edge and receive data is
input at th	e rising edge of the transfer clock)
CLK <sup>(1)</sup>	
TXD	( D0 ( D1 ( D2) ) D3 ( D4 ) D5 ( D6 ) D7
RXD	$\begin{pmatrix} 0 \\ D0 \end{pmatrix}$ D1 $\begin{pmatrix} 0 \\ D2 \end{pmatrix}$ D3 $\begin{pmatrix} 0 \\ D4 \end{pmatrix}$ D5 $\begin{pmatrix} 06 \\ D7 \end{pmatrix}$ D7
input at th	it in U0C0 register = 1 (transmit data is output at the rising edge and receive data is e falling edge of the transfer clock)
CLK <sup>(2)</sup>	
TXD	( D0 ( D1 ( D2) ( D3 ( D4 ) D5 ( D6 ) D7
RXD	D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7
Figure 10.4 Trops	Notes: 1. The CLK pin level is high when transfer is not performed. 2. The CLK pin level is low when transfer is not performed.

Figure 19.4 Transfer Clock Polarity

#### 19.3.1.3 LSB First or MSB First Selection

Figure 19.5 shows the Transfer Format.

The transfer format is selected with the UFORM bit in the U0C0 register.

•	UFORM bit in U0C0 register = 0 (LSB first) <sup>(1)</sup>
	TXD D0 D1 D2 D3 D4 D5 D6 D7
	RXD / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7
•	UFORM bit in U0C0 register = 1 (MSB first) <sup>(1)</sup>
	СГК
	TXD D7 / D6 / D5 / D4 / D3 / D2 / D1 / D0
	RXD / D7 / D6 / D5 / D4 / D3 / D2 / D1 / D0
	Note: 1. The above applies when the CKPOL bit in the U0C0 register = 0 (transmit data is output at the falling edge and receive data is input at the rising edge of the transfer clock).
gure 19.5	Transfer Format

## 19.3.1.4 Continuous Receive Mode

Continuous receive mode is selected by setting the U0RRM bit in the U0C1 register to 1 (continuous receive mode enabled). In this mode, reading the U0RB register sets the TI bit in the U0C1 register to 0 (data present in the U0TB register). When the U0RRM bit is 1, do not write dummy data to the U0TB register by a program.

## 19.3.1.5 Dealing with Communication Errors

If communication is aborted or a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedure below:

- (1) Set the TE bit in the U0C1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the U0MR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the U0MR register to 001b (clock synchronous serial I/O mode).
- (4) Set the TE bit in the U0C1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled).



#### 19.3.2 **Clock Asynchronous Serial I/O (UART) Mode**

In clock asynchronous serial I/O mode, transmission and reception are performed at an arbitrary bit rate and in an arbitrary format.

Table 19.6 lists the Clock Asynchronous Serial I/O Mode Specifications and Table 19.7 lists the Registers and Settings Used in Clock Asynchronous Serial I/O Mode.

Item	Specification
Transfer data format	<ul> <li>Character bits (transfer data): 7, 8 or 9 bits selectable</li> <li>Start bit: 1 bit</li> <li>Parity bit: Odd, even, or none selectable</li> <li>Stop bits: 1 or 2 bits selectable</li> </ul>
Transfer clock	<ul> <li>The CKDIR bit in the U0MR register is 0 (internal clock): fj/16 (n + 1) fj = f1, f8, f32, or fC1 n = Value set in the U0BRG register (00h to FFh)</li> <li>The CKDIR bit in the U0MR register is 1 (external clock): fEXT/16 (n + 1) fEXT (input from the CLK pin) n = Value set in the U0BRG register (00h to FFh)</li> </ul>
Transmission start conditions	<ul> <li>To start transmission, the following requirements must be met:</li> <li>The TE bit in the U0C1 register is set to 1 (transmission enabled).</li> <li>The TI bit in the U0C1 register is set to 0 (data present in the U0TB register).</li> </ul>
Reception start conditions	To start reception, the following requirements must be met: • The RE bit in the U0C1 register is set to 1 (reception enabled). • Start bit detection
Interrupt request generation timing	<ul> <li>For transmission, one of the following can be selected.</li> <li>The U0IRS bit in the U0C1 register is set to 0 (transmit buffer empty): When data is transferred from the U0TB register to the UART0 transmit register (at start of transmission).</li> <li>The U0IRS bit in the U0C1 register is set to 1 (transmission completed): When data transmission from the UART0 transmit register is completed.</li> <li>For reception When data is transferred from the UART0 receive register to the U0RB register (at completion of reception).</li> </ul>
Error detection	<ul> <li>Overrun error <sup>(1)</sup> This error occurs if the next data reception starts before the U0RB register is read and the bit prior to the last stop bit in the next data is received. </li> <li>Framing error <sup>(2)</sup> This error occurs when the set number of stop bits is not detected. </li> <li>Parity error <sup>(2)</sup> This error occurs when parity is enabled, and the number of 1's in the parity and character bits do not match the set number of 1's. </li> <li>Error sum flag This flag is set to 1 if an overrun, framing, or parity error occurs. </li> </ul>

Notes:

1. If an overrun error occurs, the receive data (b0 to b8) in the U0RB register is undefined.

2. The framing error flag and the parity error flag are set to 1 when data is transferred from the UARTO receive register to the UORB register.

Register	Bit	Function
U0TB	b0 to b8	Set transmit data. <sup>(1)</sup>
UORB	b0 to b8	Receive data can be read. <sup>(2)</sup>
	OER	Overrun error flag
	FER	Framing error flag
	PER	Parity error flag
	SUM	Error sum flag
U0BRG	b0 to b7	Set the bit rate.
U0MR	SMD2 to SMD0	Set to 100b when transfer data is 7 bits long. Set to 101b when transfer data is 8 bits long. Set to 110b when transfer data is 9 bits long.
	CKDIR	Select an internal or external clock.
	STPS	Select one or two stop bits.
	PRY, PRYE	Select whether parity is enabled and whether odd or even.
U0C0	CLK0 and CLK1	Select the U0BRG count source (f1, f8, f32, or fC1).
	TXEPT	Transmit register empty flag
	DFE	Select whether the digital filter function is enabled or disabled.
	NCH	Select the output type (CMOS or N-channel open-drain output) of the TXD pin.
	CKPOL	Set to 0 (transmit data is output at the falling edge and receive data is input at the rising edge of the transfer clock).
	UFORM	Select LSB first or MSB first when transfer data is 8 bits long. Set to 0 (LSB first) when transfer data is 7 bits or 9 bits long.
U0C1	TE	Set to 1 to enable transmission.
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception.
	RI	Reception complete flag
	U0IRS	Select the UART0 transmit interrupt source to be transmit buffer empty or transmission complete.
	U0RRM	Set to 0 (continuous receive mode disabled).

Table 19.7 Registers and Settings Used in Clock Asynchronous Serial I/O Mode

Notes:

1. The bits used are as follows:

• Bits 0 to 6 when transfer data is 7 bits long


• Bits 0 to 7 when transfer data is 8 bits long

• Bits 0 to 8 when transfer data is 9 bits long

2. The contents of the following are undefined: Bits 7 and 8 when transfer data is 7 bits long, and bit 8 when transfer data is 8 bits long.



## 19.3.2.1 Operation Examples








Figure 19.7 Receive Timing in Clock Asynchronous Serial I/O Mode



#### 19.3.2.2 Bit Rate

In clock asynchronous serial I/O mode, the bit rate is obtained by dividing the frequency with the U0BRG register and further dividing it by 16.

The value to be set in the U0BRG register is calculated as follows:

• When an internal clock is selected

Value set in U0BRG register = 
$$\frac{fj}{Bit rate \times 16}$$
 - 1

fj: Frequency of U0BRG count source (f1, f8, f32, or fC1)

• When an external clock is selected

Value set in U0BRG register = 
$$\frac{fEXT}{Bit rate \times 16}$$
 - 1

fEXT: Frequency of U0BRG count source (external clock)

Table 19.8	Setting Example for	Clock Asynchronous S	Serial I/O Mode (Internal Clock Sele	cted)

	U0BRG	System Clock = 20 MHz			System Clock = 18.432 MHz <sup>(1)</sup>			System Clock = 8 MHz		
Bit Rate (bps) Count Source	Value Set in U0BRG Register	Actual Rate (bps)	Setting Error (%)	Value Set in U0BRG Register	Actual Rate (bps)	Setting Error (%)	Value Set in U0BRG Register	Actual Rate (bps)	Setting Error (%)	
1200	f8	129 (81h)	1201.92	0.16	119 (77h)	1200.00	0.00	51 (33h)	1201.92	0.16
2400	f8	64 (40h)	2403.85	0.16	59 (3Bh)	2400.00	0.00	25 (19h)	2403.85	0.16
4800	f8	32 (20h)	4734.85	-1.36	29 (1Dh)	4800.00	0.00	12 (0Ch)	4807.69	0.16
9600	f1	129 (81h)	9615.38	0.16	119 (77h)	9600.00	0.00	51 (33h)	9615.38	0.16
14400	f1	86 (56h)	14367.82	-0.22	79 (4Fh)	14400.00	0.00	34 (22h)	14285.71	-0.79
19200	f1	64 (40h)	19230.77	0.16	59 (3Bh)	19200.00	0.00	25 (19h)	19230.77	0.16
28800	f1	42 (2Ah)	29069.77	0.94	39 (27h)	28800.00	0.00	16 (10h)	29411.76	2.12
38400	f1	32 (20h)	37878.79	-1.36	29 (1Dh)	38400.00	0.00	12 (0Ch)	38461.54	0.16
57600	f1	21 (15h)	56818.18	-1.36	19 (13h)	57600.00	0.00	8 (08h)	55555.56	-3.55
115200	f1	10 (0Ah)	113636.36	-1.36	9 (09h)	115200.00	0.00	_	—	—

Note:

1. This applies when the high-speed on-chip oscillator is selected as the system clock and bits FRA22 to FRA20 in the FRA2 register are set to 000b (divide-by-2 mode). For details on the accuracy of the high-speed on-chip oscillator, refer to **28. Electrical Characteristics**.



## 19.3.2.3 RXD Digital Filter

The RXD digital filter function is used to latch the RXD input signal internally after reducing noise when the DFE bit in the U0C0 register is 1 (digital filter enabled). The noise canceller consists of three cascaded latch circuits and a match detection circuit. When the RXD input is sampled on the base clock with frequency of 16 times the transfer rate and three latch outputs match, the level is passed forward to the next circuit. When they do not match, the previous level is retained.

That is, if the RXD input retains the same level for three clocks or more, it is recognized as a signal. If not, it is recognized as noise.

Figure 19.8 shows the RXD Digital Filter Block Diagram.




Figure 19.8 RXD Digital Filter Block Diagram

#### **19.3.2.4** Dealing with Communication Errors

If communication is aborted or a communication error occurs while transmitting or receiving in UART mode, follow the procedure below:

- (1) Set the TE bit in the U0C1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the U0MR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the U0MR register to 100b (UART mode, transfer data 7 bits long), 101b (UART mode, transfer data 8 bits long), or 110b (UART mode, transfer data 9 bits long).
- (4) Set the TE bit in the U0C1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled).



## **19.4 UART0 Interrupt**

The UART0 interrupt requests are the transmit buffer empty or transmission complete interrupt, and the reception complete interrupt. Since these interrupt requests are assigned to a shared vector address, the corresponding source needs to be determined using the flags.

Table 19.9 lists the Interrupt Requests.

#### Table 19.9 Interrupt Requests

Interrupt Request	Abbreviation	Interrupt Generation Condition
Transmit buffer empty	TEI	<ul> <li>The U0IRS bit in the U0C1 register is set to 0 (transmit buffer empty)</li> <li>The TI bit is set to 1 (no data in the U0TB register)</li> <li>Bits ILVL3 to ILVL0 in the U0TIC register are set to a value other than 0000b</li> <li>The U0TIE bit in the U0IR register is set to 1</li> </ul>
Transmission complete	ТХІ	<ul> <li>The U0IRS bit in the U0C1 register is set to 1 (transmission completed)</li> <li>The TXEPT bit is set to 1 (no data in the transmit register)</li> <li>Bits ILVL3 to ILVL0 in the U0TIC register are set to a value other than 0000b</li> <li>The U0TIE bit in the U0IR register is set to 1</li> </ul>
Reception complete	RXI	<ul> <li>The RI bit in the U0C1 register is set to 1 (data present in the U0RB register)</li> <li>Bits ILVL3 to ILVL0 in the U0RIC register are set to a value other than 0000b</li> <li>The U0RIE bit in the U0IR register is set to 1</li> </ul>

U0TIE, U0RIE: Bits in U0IR register

Note:

1. The CPU executes interrupt exception handling when the interrupt generation conditions are met and the I flag in the FLG register is 1.



## 19.5 Notes on Serial Interface (UART0)

Regardless of clock synchronous I/O mode or clock asynchronous I/O mode, read the U0RB register in 16-bit units.

When the higher byte (b15 to b8) in the U0RB register is read, bits FER and PER in the U0RB register are set to 0 (no framing error, no parity error). Also, the RI bit in the U0C1 register is set to 1 (no data in the U0RB register). To check for receive errors, use the data read from the U0RB register.

• Program example for reading the receive buffer register MOV.W 0086H, R0 ; Read the U0RB register

When the transfer data is 9 bits long in clock asynchronous I/O mode, write to the higher byte (b15 to b8) first and then the lower byte (b7 to b0) in 8-bit units.

• Program example for writing to the transmit buffer register

MOV.B #XXH. 00	3H ; Write to the higher byte (b15 to b8) in the U0TB 1	egister
MOV.B #XXH, 00		-

- Do not set the MSTUART\_0 or MSTUART\_1 bit in the MSTCR0 register to 1 (standby) during communication. When setting the module to the standby state, confirm whether communication has completed. After communication has completed, set bits TE and RE in the U0C1 register to 0 (communication disabled) before setting the module to the standby state. After the module standby state is cleared, the initial settings for communication must be set up again.
- When UART0 is not used, set the NCH bit in the U0C0 register to 0 (TXD pin is set to CMOS output).



# 20. Serial Interface (UART2)

### 20.1 Overview

UART2 has a dedicated timer for generating a transfer clock.

Tables 20.1 to 20.3 list the UART2 Specifications, Figure 20.1 shows the UART2 Block Diagram, and Figure 20.2 shows the I<sup>2</sup>C Mode Block Diagram.

UART2 supports the following modes:

• Clock synchronous serial I/O mode (SIO mode)

- Clock asynchronous serial I/O mode (UART mode)
- Special mode 1 (I<sup>2</sup>C mode)
- Multiprocessor communication mode



	Item	Specification
Clock synchronous serial I/O mode	Pins used	<ul> <li>TXD2: Transmit data (output)</li> <li>RXD2: Receive data (input)</li> <li>CLK2: Transfer clock (master: output, slave: input)</li> <li>CTS2: Transmit request signal (input)</li> <li>RTS2: Receive request signal (output)</li> </ul>
	Noise filter	10 ns noise filter for CLK2 and RXD2 input
	Transfer data format	Transfer data length: 8 bits
	Transfer clock	<ul> <li>The CKDIR bit in the U2MR register is set to 0 (internal clock): fj/(2(n + 1)) fj = f1, f8, f32, or fC1 n = Value set in the U2BRG register (00h to FFh)</li> <li>The CKDIR bit is set to 1 (external clock): Input from the CLK2 pin</li> </ul>
	Transmit/receive control	$\overline{\text{CTS}}$ function, $\overline{\text{RTS}}$ function, or $\overline{\text{CTS}}/\overline{\text{RTS}}$ function disabled selectable
	Transmission start conditions	<ul> <li>To start transmission, the following requirements must be met: <sup>(1)</sup></li> <li>The TE bit in the U2C1 register is set to 1 (transmission enabled).</li> <li>The TI bit in the U2C1 register is set to 0 (data present in the U2TB register).</li> <li>If the CTS function is selected, input to the CTS2 pin is low.</li> </ul>
	Reception start conditions	<ul> <li>To start reception, the following requirements must be met: <sup>(1)</sup></li> <li>The RE bit in the U2C1 register is set to 1 (reception enabled).</li> <li>The TE bit in the U2C1 register is set to 1 (transmission enabled).</li> <li>The TI bit in the U2C1 register is set to 0 (data present in the U2TB register).</li> <li>If the CTS function is selected, input to the CTS2 pin is low.</li> </ul>
	Interrupt request generation timing	<ul> <li>For transmission, one of the following conditions can be selected.</li> <li>-The U2IRS bit in the U2C1 register is set to 0 (transmit buffer empty): When data is transferred from the U2TB register to the UART2 transmit register (at start of transmission).</li> <li>-The U2IRS bit is set to 1 (transmission completed): When data transmission from the UART2 transmit register is completed.</li> <li>For reception When data is transferred from the UART2 receive register to the U2RB register (at completion of reception).</li> </ul>
	Error detection	• Overrun error <sup>(2)</sup> This error occurs if the serial interface starts receiving the next unit of data before reading the U2RB register and receives the 7th bit of the next unit of data.
	Selectable functions	<ul> <li>CLK polarity selection Transfer data I/O can be selected to occur synchronously with the rising or falling edge of the transfer clock.</li> <li>LSB first/MSB first selection Whether transmitting or receiving data begins with bit 0 or begins with bit 7 can be selected.</li> <li>Continuous receive mode selection A function that enables reception immediately upon reading the U2RB register can be selected.</li> <li>Serial data logic switching This function inverts the logic value of the transmit/receive data.</li> </ul>

#### Table 20.1UART2 Specifications (1)

Notes:

1. When an external clock is selected, the requirements must be met in either of the following states:

- The external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data is output at the falling edge and receive data is input at the rising edge of the transfer clock)

- The external clock is held low when the CKPOL bit is set to 1 (transmit data is output at the rising edge and receive data is input at the falling edge of the transfer clock)

2. If an overrun error occurs, the receive data in the U2RB register will not be updated (the previous data will be read).

	Item	Specification				
Clock	Pins used	• TXD2: Transmit data (output)				
asynchronous		<u>RXD2</u> : Receive data (input)				
serial I/O mode		• CTS2: Transmit request signal (input)				
(UART mode)		RTS2: Receive request signal (output)     CLK2: Count source clock (input when external clock is selected)				
		CLK2: Count source clock (input when external clock is selected)				
	Noise filter	10 ns noise filter for CLK2 and RXD2 input				
	Transfer data format	Character bits (transfer data): 7, 8, or 9 bits selectable				
		• Start bits: 1 bit				
		Parity bit: Odd, even, or none selectable     Step bits: 1 or 2 bits calectable				
	Transfer clock	Stop bits: 1 or 2 bits selectable     The CKDID bits in the LIDND periods in paths 0 (internal shado)				
	Transfer Clock	<ul> <li>The CKDIR bit in the U2MR register is set to 0 (internal clock): fj/(16(n + 1))</li> </ul>				
		$f_j = f_1, f_8, f_{32}, \text{ or } fC_1$				
		n = Value set in the U2BRG register: 00h to FFh				
		• The CKDIR bit is set to 1 (external clock): fEXT/(16(n + 1))				
		fEXT: Input from CLK2 pin				
		n = Value set in the U2BRG register (00h to FFh)				
	Transmit/receive control	CTS function, RTS function, or CTS/RTS function disabled selectable				
	Transmission start	To start transmission, the following requirements must be met:				
	conditions	• The TE bit in the U2C1 register is set to 1 (transmission enabled).				
		<ul> <li>The TI bit in the U2C1 register is set to 0 (data present in the U2TB</li> </ul>				
		regist <u>er).</u>				
		<ul> <li>If the CTS function is selected, input to the CTS2 pin is low.</li> </ul>				
	Reception start	To start reception, the following requirements must be met:				
	conditions	• The RE bit in the U2C1 register is set to 1 (reception enabled).				
		Start bit detection				
	Interrupt request	For transmission, one of the following conditions can be selected.				
	generation timing	-The U2IRS bit in the U2C1 register is set to 0 (transmit buffer empty): When data is transferred from the U2TB register to the UART2				
		transmit register (at start of transmission).				
		-The U2IRS bit in the U2C1 register is set to 1 (transmission)				
		completed):				
		When data transmission from the UART2 transmit register is				
		completed.				
		For reception				
		When data is transferred from the UART2 receive register to the U2RB				
		register (at completion of reception).				
	Error detection	• Overrun error <sup>(1)</sup>				
		This error occurs if the next data reception starts before the U2RB				
		register is read and the bit prior to the last stop bit in the next data is				
		received.				
		• Framing error <sup>(2)</sup>				
		This error occurs when the set number of stop bits is not detected.				
		<ul> <li>Parity error <sup>(2)</sup></li> <li>This error occurs if parity is enabled and the number of 1's in the parity</li> </ul>				
		and character bits does not match the set number of 1's.				
		Error sum flag				
		This flag is set to 1 if an overrun, framing, or parity error occurs.				
Notes:	1					

#### Table 20.2UART2 Specifications (2)

1. If an overrun error occurs, the receive data in the U2RB register will not be updated (the previous data will be read).


2. The framing error flag and the parity error flag are set to 1 when data is transferred from the UART2 receive register to the U2RB register.

	Item	Specification
Clock	Selectable functions	LSB first/MSB first selection
asynchronous serial I/O mode		Whether transmitting or receiving data begins with bit 0 or begins with bit 7 can be selected.
(UART mode)		<ul> <li>Serial data logic switching This function inverts the logic of the transmit/receive data. The start and stop bits are not inverted.</li> </ul>
		<ul> <li>TXD and RXD I/O polarity switching This function inverts the polarities of the TXD pin output and RXD pin input. The logic levels of all I/O data are inverted.</li> </ul>
		<ul> <li>RXD2 digital filter selection</li> <li>The RXD2 input signal can be enabled or disabled.</li> </ul>
Special mode 1 (I <sup>2</sup> C mode)	Pins used	<ul> <li>SCL2: Transfer clock (master: output, slave: input)</li> <li>SDA2: Transfer data (transmit: output, receive: input)</li> </ul>
	Noise filter	100 ns noise filter for CLK2 and RXD2 input
	Transfer data format	Transfer data length: 8 bits
	Transfer clock	<ul> <li>Master mode The CKDIR bit in the U2MR register is set to 0 (internal clock): fj/(2(n + 1)) fj = f1, f8, f32, or fC1 n = Value set in the U2BRG register (00h to FFh)</li> <li>Slave mode The CKDIR bit is set to 1 (external clock): Input from the SCL2 pin</li> </ul>
	Transmission start	
	Transmission start conditions	<ul> <li>To start transmission, the following requirements must be met: <sup>(1)</sup></li> <li>The TE bit in the U2C1 register is set to 1 (transmission enabled).</li> <li>The TI bit in the U2C1 register is set to 0 (data present in the U2TB register).</li> </ul>
	Reception start conditions	<ul> <li>To start reception, the following requirements must be met: <sup>(1)</sup></li> <li>The RE bit in the U2C1 register is set to 1 (reception enabled).</li> <li>The TE bit in the U2C1 register is set to 1 (transmission enabled).</li> <li>The TI bit in the U2C1 register is set to 0 (data present in the U2TB register).</li> </ul>
	Interrupt request generation timing	Start/stop condition detection, no acknowledgement detection, or acknowledgement detection
	Error detection	<ul> <li>Overrun error <sup>(1)</sup></li> <li>This error occurs if the next data reception starts before the U2RB register is read and the 7th bit of the next data is received.</li> </ul>
	Selectable functions	<ul> <li>Arbitration lost The timing for updating the ABT bit in the U2RB register can be selected.</li> <li>SDA2 digital delay No digital delay or a delay of 2 to 8 cycles of the U2BRG count source clock can be selected.</li> <li>Clock phase setting</li> </ul>
		With or without clock delay can be selected.
Multiprocessor communication mode	Pins used	<ul> <li>TXD2: Transmit data (output)</li> <li>RXD2: Receive data (input)</li> <li>CLK2: UART2 operating clock (input when external clock is selected)</li> </ul>
	Transfer data format	<ul> <li>Character bits (transfer data): 7 or 8 bits selectable</li> <li>Multiprocessor bits: 1 bit</li> <li>Start bits: 1 bit</li> <li>Parity bit: No</li> <li>Stop bits: 1 or 2 bits selectable</li> </ul>
	Selectable function	<ul> <li>RXD2 digital filter selection</li> <li>The RXD2 input signal can be enabled or disabled.</li> </ul>
	Specifications other the specifications.	han the above are identical to clock asynchronous serial I/O mode

## Table 20.3UART2 Specifications (3)

Note:

1. If an overrun error occurs, the receive data in the U2RB register will not be updated (the previous data will be read).








Figure 20.2 I<sup>2</sup>C Mode Block Diagram

Pin Name	I/O	Function
TXD2	Output	Serial data output
RXD2	Input	Serial data input
CLK2	Input/Output	Transfer clock input/output
CTS2	Input	Transmission control input
RTS2	Output	Reception control input
SCL2	Input/Output	Clock input/output for I <sup>2</sup> C mode
SDA2	Input/Output	Data input/output for I <sup>2</sup> C mode

### 20.2 Registers

Table 20.5 lists the UART2 Register Configuration.

Register Name	Symbol	After Reset	Address	Access Size
UART2 Transmit/Receive Mode Register	U2MR	00h	000C0h	8
UART2 Bit Rate Register	U2BRG	00h	000C1h	8
UART2 Transmit Buffer Register	U2TB	00h	000C2h	8 or 16
		00h	000C3h	
UART2 Transmit/Receive Control Register 0	U2C0	00001000b	000C4h	8
UART2 Transmit/Receive Control Register 1	U2C1	00000010b	000C5h	8
UART2 Receive Buffer Register	U2RB	0000h	000C6h	16
UART2 Digital Filter Function Select Register	U2RXDF	00h	000C8h	8
UART2 Special Mode Register 5	U2SMR5	00h	000D0h	8
UART2 Special Mode Register 4	U2SMR4	00h	000D4h	8
UART2 Special Mode Register 3	U2SMR3	00h	000D5h	8
UART2 Special Mode Register 2	U2SMR2	00h	000D6h	8
UART2 Special Mode Register	U2SMR	00h	000D7h	8



#### 20.2.1 UART2 Transmit/Receive Mode Register (U2MR)

Address	Address 000C0h										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	IOPOL	PRYE	PRY	STPS	CKDIR	SMD2	SMD1	SMD0			
After Reset	0	0	0	0	0	0	0	0			

Bit	Symbol	Bit Name	Function	R/W
b0	SMD0	Serial I/O mode select bits <sup>(1, 2)</sup>	0 0 0: Serial interface disabled	R/W
b1	SMD1		0 0 1: Clock synchronous serial I/O mode	R/W
b2	SMD2		$0 \ 1 \ 0$ : I <sup>2</sup> C mode	R/W
			1 0 0: UART mode, transfer data 7 bits long	
			1 0 1: UART mode, transfer data 8 bits long	
			1 1 0: UART mode, transfer data 9 bits long	
			Other than the above: Do not set.	
b3	CKDIR	Internal/external clock select bit (3)	0: Internal clock	R/W
			1: External clock	
b4	STPS	Stop bit length select bit <sup>(4)</sup>	0: One stop bit	R/W
			1: Two stop bits	
b5	PRY	Odd/even parity select bit <sup>(5)</sup>	0: Odd parity	R/W
			1: Even parity	
b6	PRYE	Parity enable bit <sup>(6)</sup>	0: Parity disabled	R/W
			1: Parity enabled	
b7	IOPOL	TXD and RXD I/O polarity switch bit	0: Not inverted	R/W
		(7)	1: Inverted	

Notes:

- 1. In multiprocessor mode, set to 100b (UART mode transfer data length: 7 bits) or 101b (UART mode transfer data length: 8 bits).
- 2. When setting bits SMD2 to SMD0 to 000b, set the TE bit in the U2C1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- 3. When using as master in SIO/I<sup>2</sup>C mode, set to 0 (internal clock). When using as slave in SIO/I<sup>2</sup>C mode, set to 1 (external clock).
- 4. Can only be selected in UART mode and multiprocessor communication mode. In other modes, set to 0 (one stop bit).
- 5. Can only be selected in UART mode. In other modes, because the PRYE bit is set to 0 (no parity bit), the value set to this bit is invalid.
- 6. Can only be selected in UART mode. In other modes, set to 0 (no parity bit).
  - If the PRYE bit is set to 1, the following operation occurs.
  - During transmission: Parity bit is added after transmit data.
  - During reception: Parity bit causes error checking to be performed.
- 7. Can only be set in UART mode. In other modes, set to 0 (not inverted). If the IOPOL bit is set to 1 (inverted), the polarities of the transmit data and receive data are inverted. (Start, stop, and parity bits are included in the inversion.)

#### UART2 Bit Rate Register (U2BRG) 20.2.2

Address	Address 000C1h									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol		_		_				—		
After Reset	0	0	0	0	0	0	0	0		

	Bit	Function	Setting Range	R/W
ſ	b7 to b0	If the setting value is n, U2BRG divides the count source by n + 1.	00h to FFh	W

Write to the U2BRG register using the MOV instruction while transmission and reception are stopped. Set bits CLK0 and CLK1 in the U2C0 register before writing to the U2BRG register.

20.2.3	UAI		ransmit	Butter	Registe	er (0218	5)			
Ade	dress 00	0C2h								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Sy	/mbol	_	_				_		—	
After F	Reset	0	0	0	0	0	0	0	0	
	Bit	b15	b14	b13	b12	b11	b10	b9	b8	
-	/mbol	_	_	—	—	—	_	—	MPTB	
After F	Reset	0	0	0	0	0	0	0	0	
Bit	Symbo	1				Functio	מר			R/W
b0			smit data (	D7 to D0)		T dilotit				W
b0		- ""		01 10 00)						W
b2	_									W
b3	_									W
b4	_									W
b5	_									W
b6	_									W
b7	—									W
b8	MPTB				communic	ation functi	ion is not u	sed]		W
	(1)		smit data (							
							ion is used]			
			transfer an							
b9	_		transfer da				The read	م وز مربادر		
b3			ແມ່ງ 13 ຜິວວິເຊັ			must be 0.	The redu			
b10										
b11		_								
b12										
b10										
b15	_	_								

### 20.2.3 UART2 Transmit Buffer Register (U2TB)

Note:

1. When 8-bit access is performed when the data transfer length is 9 bits in UART mode or when using the multiprocessor communication function, set b0 to b7 after the MPTB bit is set.

Write to the U2TB register using the MOV instruction.



### 20.2.4 UART2 Transmit/Receive Control Register 0 (U2C0)

Address 000C4h											
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	UFORM	CKPOL	NCH	CRD	TXEPT	CRS	CLK1	CLK0			
After Reset	0	0	0	0	1	0	0	0			

Bit	Symbol	Bit Name	Function	R/W			
b0	CLK0	U2BRG count source select bits (1)	b1 b0 0 0: f1	R/W			
b1	CLK1		0 1: f8	R/W			
			1 0: f32				
			1 1: fC1 <sup>(2)</sup>				
b2	CRS	CTS/RTS function select bit <sup>(3)</sup>	Enabled when $CRD = 0$	R/W			
			0: CTS function selected				
			1: RTS function selected				
b3	TXEPT	Transmit register empty flag	0: Data present in the transmit register (transmission in progress)	R			
			1: No data in the transmit register				
			(transmission completed)				
b4	CRD	CTS/RTS disable bit <sup>(4)</sup>	0: CTS/RTS function enabled	R/W			
			1: CTS/RTS function disabled				
b5	NCH	Data output select bit <sup>(7, 6)</sup>	0: Pins TXD2/SDA2 and SCL2 are set to CMOS	R/W			
			output				
			1: Pins TXD2/SDA2 and SCL2 are set to N- channel open-drain output				
b6	CKPOL	CLK polarity select bit <sup>(7)</sup>	0: Transmit data is output at the falling edge and	R/W			
			receive data is input at the rising edge of the				
			transfer clock				
			1: Transmit data is output at the rising edge and receive data is input at the falling edge of the				
			transfer clock				
b7	UFORM	Transfer format select bit <sup>(8)</sup>	0: LSB first	R/W			
			1: MSB first				

Notes:

- 1. If bits CLK0 and CLK1 are changed, set the U2BRG register again.
- 2. Do not select 11b (fC1) while in I<sup>2</sup>C mode.
- 3. Can only be selected in SIO/UART mode. In other modes, because the CRD bit is set to 1 (CTS/RTS function disabled), the value set to this bit is invalid.
- 4. Can only be set in SIO/UART mode. In other modes, set to 1 (CTS/RTS function disabled).
- 5. Set to 1 (pins TXD2/ $\overline{SDA2}$  and SCL2 are set to N-channel open-drain output) while in I<sup>2</sup>C mode.
- 6. When UART2 is not used, set the NCH bit to 0 (pins TXD2/SDA2 and SCL2 are set to CMOS output).
- 7. Can only be set in SIO mode. In other modes, set to 0 (transmit data is output at the falling edge and receive data is input at the rising edge of the transfer clock).
- Can only be selected while data transfer length is 8 bits in SIO/UART mode. In I<sup>2</sup>C mode, set to 1 (MSB first). In modes other than I<sup>2</sup>C and SIO/UART mode, set to 0 (LSB first).



## 20.2.5 UART2 Transmit/Receive Control Register 1 (U2C1)

Address	Address 000C5h										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	U2ERE	U2LCH	U2RRM	U2IRS	RI	RE	ΤI	TE			
After Reset	0	0	0	0	0	0	1	0			

Bit	Symbol	Bit Name	Function	R/W
b0	TE	Transmission enable bit	0: Transmission disabled 1: Transmission enabled	R/W
b1	TI	Transmit buffer empty flag	0: Data present in the U2TB register 1: No data in the U2TB register	R
b2	RE	Reception enable bit	0: Reception disabled 1: Reception enabled	R/W
b3	RI	Reception complete flag <sup>(1)</sup>	0: No data in the U2RB register 1: Data present in the U2RB register	R
b4	U2IRS	UART2 transmit interrupt source select bit <sup>(2)</sup>	0: Transmit buffer empty (TI = 1) 1: Transmission completed (TXEPT = 1)	R/W
b5	U2RRM	UART2 continuous receive mode enable bit <sup>(3)</sup>	0: Continuous receive mode disabled 1: Continuous receive mode enabled	R/W
b6	U2LCH	Data logic select bit (4)	0: Not inverted 1: Inverted	R/W
b7	U2ERE	Error signal output enable bit <sup>(5)</sup>	0: Output disabled 1: Do not set.	R/W

Notes:

- 1. The RI bit is set to 0 (no data in the U2RB register) when the U2RB register is read.
- 2. Set to 1 (transmission completed) when in  $I^2C$  mode.
- 3. Can only be set in clock synchronous serial I/O mode (SIO mode). In other modes, set this bit to 0 (continuous receive mode disabled).
- 4. Can only be set in SIO/UART mode. In other modes, set this bit to 0 (not inverted).
- 5. Set to 0 (output disabled).

Write to the U2C1 register using the MOV instruction.

### U2LCH Bit (Data logic select bit)

This bit inverts the polarity of transmit data and receive data (data only). When the U2LCH bit is 1 (inverted), the logic of data written to the U2TB register is inverted when writing data to the U2TB register during transmission. When reading data from the U2TB register during reception, data with inverted logic is read.



20.2.6	UAI		eceive	Butter F	kegister	(UZRB)	)				
Add	dress 00	0C6h									
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Sy	mbol	—	—	—	—		—	—	—		
After F	Reset	0	0	0	0	0	0	0	0		
	Bit	b15	b14	b13	b12	b11	b10	b9	b8		
		SUM	PER	FER	OER	ABT	—	—	MPRB		
After F	Reset	0	0	0	0	0	0	0	0		
Dit	Sympho			it Nome		1		Function		R/W	
Bit	Symbo			it Name				Function	1		
b0 b1		Rece	ive data (D	JU 10 D7)						R R	
b1 b2										R	
b2										R	
b3										R	
b5			-								
b6											
b7										R R	
b8	MPRB	(1)	Receive data (D8)/multiprocessor bit (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)						mmunication fu 0 0, received D0 0 1, received D0	nction to D7	
b9	—	Noth	ing is assig	ned. The v	write value r	nust be 0.	The read v	alue is ur	ndefined.	—	
b10	—					•					
b11	ABT	Arbiti	ration lost o	detection fl	ag <sup>(2)</sup>	0: Not de 1: Detec				R/W	
b12	OER	Over	run error fl	ag <sup>(3, 4)</sup>		0: No ov 1: Overr	errun error un error			R	
b13	FER	Fram	ing error fl	ag <sup>(3, 5)</sup>		0: No fra 1: Frami	iming error ng error			R	
b14	PER	Parity	y error flag	(3, 5)		0: No pa 1: Parity	rity error error			R	
b15	SUM	Error	sum flag (	3, 4)		0: No err 1: Error	ror			R	

### 20.2.6 UART2 Receive Buffer Register (U2RB)

Notes:

1. Bit function differs depending on whether the multiprocessor communication function is being used.

2. Enabled only in I<sup>2</sup>C mode. Disabled in other modes. Writing 0 clears this bit. Writing 1 has no effect.

3. When bits SMD2 to SMD0 in the U2MR register are set to 000b (serial interface disabled) or the RE bit in the U2C1 register is set to 0 (reception disabled), all of bits SUM, PER, FER, and OER are set to 0 (no error). The SUM bit is set to 0 (no error) when all of bits PER, FER, and OER are set to 0 (no error). Bits PER and FER are set to 0 when the U2RB register is read.

When setting bits SMD2 to SMD0 in the U2MR register to 000b, set the TE bit in the U2C1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).

4. Enabled in all modes.

5. Enabled only in UART and multiprocessor modes. Disabled in other modes.

Use the MOV instruction to write the receive data (D0 to D8). Access the U2RB register in word (16-bit) units.



## 20.2.7 UART2 Digital Filter Function Select Register (U2RXDF)

Ade	dress 000	C8h									
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Sy	mbol	—	_	_	—	_	DF2EN	—	—		
After F	Reset	0	0	0	0	0	0	0	0	-	
Bit	Symbol		Bit Name				Function				R/W
b0	_	Nothi	ng is assig	ned. The v	write value i	must be 0	). The read va	alue is 0.			—
b1	—										
b2	DF2EN	RXD	2 digital filt	er enable b	oit	0: RXD2 digital filter disabled					R/W
						1: RXD2 digital filter enabled					
b3	—	Nothi	ng is assig	ned. The v	write value i	nust be 0	). The read va	alue is 0.			—
b4	—										
b5	—										
b6	—										
b7	—										

### DF2EN Bit (RXD2 digital filter enable bit)

When the RXD2 digital filter is enabled, noise that is three or fewer pulses of the baud rate clock is reduced. For details, refer to **20.3.2.7 RXD2 Digital Filter Select Function**.

This bit can only be set in UART mode and multiprocessor communication mode. In other modes, set this bit to 0 (RXD2 digital filter disabled).



## 20.2.8 UART2 Special Mode Register 5 (U2SMR5)

Ado	dress 000	D0h								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Sy	mbol		_	—	MPIE	—	_	—	MP	
After F	Reset	0	0	0	0	0	0	0	0	
Bit	Symbol	Т	Pit	Name				Function		R/W
b0	MP	N Au Itin			otion	0. Multiprop	anor com		disabled	R/W
00	IVIP	-	le bit <sup>(1, 2)</sup>	communica	alion	0: Multiproc				K/ VV
b1	—	Nothi	ng is assig	ng is assigned. The write value must be 0. The read value is 0.						
b2	_									
b3	_									
b4	MPIE	Multiprocessor communication control bit				<ul> <li>(multiproces)</li> <li>When the M</li> <li>Receive daignored. So bits OER a disabled.</li> <li>On receivin multiproce receive op communication</li> </ul>	sor comm PIE bit is s ata in whick etting of the and FER in ng receive ssor bit is eration oth ation is per MPIE bit is	unication e set to 1, the h the multip e RI bit in th the U2RB data in wh 1, the MPIE er than mu formed. 5 0, operatio	e following will processor bit is ne U2C1 regist register to 1 is	s 0 is ter and s ) and a
b5	—	Nothi	ng is assig	ned. The v	write valu	e must be 0.	The read	value is 0.		— —
b6	—									
b7	—									

Notes:

- 1. When the MP bit is set to 1 (multiprocessor communication enabled), the settings of bits PRY and PRYE in the U2MR register are disabled.
- 2. Enabled only when transfer data length is 7 bits or 8 bits in UART mode. Set this bit to 0 in other modes.

Write to the U2SMR5 register using the MOV instruction.



### 20.2.9 UART2 Special Mode Register 4 (U2SMR4)

Address (	000D4h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SWC9	SCLHI	ACKC	ACKD	STSPSEL	STPREQ	RSTAREQ	STAREQ
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	STAREQ	Start condition generate bit <sup>(1, 2)</sup>	0: Clear	R/W
b1	RSTAREQ	Restart condition generate bit <sup>(1, 2)</sup>	1: Start	R/W
b2	STPREQ	Stop condition generate bit <sup>(1, 2)</sup>		R/W
b3	STSPSEL	SCL and SDA output select bit <sup>(2)</sup>	<ul><li>0: Start and stop conditions not output</li><li>1: Start and stop conditions output</li></ul>	R/W
b4	ACKD	ACK data bit <sup>(3)</sup>	0: ACK 1: NACK	R/W
b5	ACKC	ACK data output enable bit <sup>(3)</sup>	0: Serial interface data output 1: ACK data output	R/W
b6	SCLHI	SCL output stop enable bit (2)	0: Normal operation 1: SCL2 output forced stop	R/W
b7	SWC9	SCL wait bit 3 (4)	0: SCL2 pin low output hold disabled 1: SCL2 pin low output hold enabled	R/W

Notes:

- 1. This bit is set to 0 when each condition is generated.
- 2. Can only be set when using as master in  $I^2C$  mode. In other modes, set to 0.
- 3. Can only be set in  $I^2C$  mode. In other modes, set to 0.
- 4. Can only be set when using as slave in I<sup>2</sup>C mode. In other modes, set to 0.

Write to the U2SMR4 register using the MOV instruction.

### SCLHI Bit (SCL output stop enable bit)

This function is used to release SCL2 output when the BBS bit (bus busy flag) in the U2SMR register is 0 (stop condition detected) when an error occurs in  $I^2C$  mode.

### SWC9 Bit (SCL wait bit 3)

When the SWC9 bit is set to 1, output of the SCL2 pin is held low at the rising edge of the clock after the 9th bit of the clock. For details, refer to 20.3.3.9 (3) SCL2 Pin Low Output Hold Function 3.



## 20.2.10 UART2 Special Mode Register 3 (U2SMR3)

Address	000D5h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	DL2	DL1	DL0		NODC		CKPH	—

Bit	Symbol	Bit Name	Function	R/W				
b0	—	Nothing is assigned. The write value m	Nothing is assigned. The write value must be 0. The read value is undefined.					
b1	СКРН	Clock phase set bit <sup>(1)</sup>	0: No clock delay 1: With clock delay	R/W				
b2	—	Nothing is assigned. The write value must be 0. The read value is undefined.						
b3	NODC	Clock output select bit <sup>(2, 3)</sup>	0: CLK2 pin is set to CMOS output	R/W				
			1: CLK2 pin is set to N-channel open-drain output					
b4	—	Nothing is assigned. The write value must be 0. The read value is undefined.						
b5	DL0	SDA2 digital delay setup bits <sup>(4, 5)</sup>		R/W				
b6	DL1		0 0 0: No delay 0 0 1: 1 or 2 cycle(s) of U2BRG count source	R/W				
b7	DL2		0 1 0: 2 or 3 cycles of U2BRG count source	R/W				
			0 1 1: 3 or 4 cycles of U2BRG count source					
			1 0 0: 4 or 5 cycles of U2BRG count source					
			1 0 1:5 or 6 cycles of U2BRG count source					
			1 1 0: 6 or 7 cycles of U2BRG count source					
			1 1 1: 7 or 8 cycles of U2BRG count source					

Notes:

1. Can only be set in I<sup>2</sup>C mode. In other modes, set to 0 (no clock delay).

2. Can only be set in SIO mode. In other modes, set to 0 (CLK2 pin is set to CMOS output).

3. When UART2 is not used, set the NODC bit to 0 (CLK2 pin is set to CMOS output).

4. Bits DL2 to DL0 are used to generate a delay in SDA2 output digitally in I<sup>2</sup>C mode. In other than I<sup>2</sup>C mode, set these bits to 000b (no delay).

5. The amount of delay varies with the load on pins SCL2 and SDA2. When an external clock is used, the amount of delay increases by about 100 ns.



### 20.2.11 UART2 Special Mode Register 2 (U2SMR2)

Address	000D6h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol		SDHI	SWC2	STAC	ALS	SWC	CSC	IICM2
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W			
b0	IICM2	I <sup>2</sup> C mode select bit 2 <sup>(1)</sup>	0: NACK/ACK interrupt 1: UART transmit/UART receive interrupt	R/W			
b1	CSC	Clock synchronization bit (2)	0: Disabled 1: Enabled	R/W			
b2	SWC	SCL wait output bit (3)		R/W			
b3	ALS	SDA2 output stop bit (2)	0: SDA2 output stop disabled 1: SDA2 output stops	R/W			
b4	STAC	UART2 initialization bit (4)	0: Disabled 1: Enabled	R/W			
b5	SWC2	SCL wait output bit 2 (3)	0: Normal operation 1: Low output	R/W			
b6	SDHI	SDA output disable bit (3)	0: Enabled 1: Disabled (high-impedance)	R/W			
b7	—	Nothing is assigned. The write value must be 0. The read value is 0.					

Notes:

- 1. Can only be set in I<sup>2</sup>C mode (bits SMD2 to SMD0 in the U2MR register are 010b and the IICM bit in the U2SMR register is 1). In other modes, set to 0.
- 2. Can only be set when using as master in I<sup>2</sup>C mode. In other modes, set to 0.
- 3. Can only be set in  $I^2C$  mode. In other modes, set to 0.
- 4. Can only be set when using as slave in  $I^2C$  mode. In other modes, set to 0.

### CSC Bit (Clock synchronization bit)

Refer to **20.3.3.8 SCL Synchronization Function** for details on operation when the CSC bit is set to 1 (enabled).

### SWC Bit (SCL wait output bit)

Setting the SWC bit to 1 (enabled) forcibly holds the output of the SCL2 pin low. (For details, refer to **20.3.3.9** (1) SCL2 Pin Low Output Hold Function 1.)

### ALS Bit (SDA2 output stop bit)

Setting the ALS bit to 1 (SDA2 output stops) stops SDA2 pin output when arbitration is lost.

### STAC Bit (UART2 initialization bit)

Setting the STAC bit to 1 (enabled) initializes transmit/receive operation when a start condition is detected. (For details, refer to **20.3.3.7 Initialization of Transmission/Reception**.)

### SWC2 Bit (SCL wait output bit 2)

Setting the SWC2 bit to 1 (low output) forcibly holds the output of the SCL2 pin low. (For details, refer to **20.3.3.9 (2) SCL2 Pin Low Output Hold Function 2**.)

### SDHI Bit (SDA output disable bit)

Setting the SDHI bit to 1 (disabled (high impedance)) forcibly sets the SDA2 pin to high impedance.



### 20.2.12 UART2 Special Mode Register (U2SMR)

Address	000D7h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol		SSS		ABSCS		BBS	ABC	IICM
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IICM	I <sup>2</sup> C mode select bit <sup>(1)</sup>	0: Other than I <sup>2</sup> C mode 1: I <sup>2</sup> C mode	R/W
b1	ABC	Arbitration lost detection flag control bit <sup>(2, 3)</sup>	0: Update every bit 1: Update every byte	R/W
b2	BBS	Bus busy flag <sup>(4)</sup>	0: Stop condition detected 1: Start condition detected (busy)	R
b3	—	Reserved	Set to 0.	R/W
b4	ABSCS	Bus collision detect sampling clock select bit	0: Rising edge of transfer clock 1: Underflow signal of timer RB2	R/W
b5	—	Reserved	Set to 0.	R/W
b6	SSS	Transmission start condition select bit (5)	0: Not synchronized to RXD2 1: Synchronized to RXD2	R/W
b7		Nothing is assigned. The write value m	hust be 0. The read value is 0.	

Notes:

- 1. In I<sup>2</sup>C mode, set to 1. In other modes, set to 0.
- 2. Can be set when using as master in  $I^2C$  mode. In other modes, set to 0.
- 3. When the IICM bit is 1 and the IICM2 bit in the U2SMR2 register is also 1 (UART transmit/UART receive interrupt), set the ABC bit to 0.
- 4. Enabled only in I<sup>2</sup>C mode. Disabled in other modes.
- 5. The SSS bit is set to 0 (not synchronized to RXD2) when transfer starts.

Write to the U2SMR register using the MOV instruction.



### 20.3 Operation

### 20.3.1 Clock Synchronous Serial I/O Mode (SIO mode)

In clock synchronous serial I/O mode, data is transmitted and received using a transfer clock. Table 20.6 lists the Registers and Settings Used in Clock Synchronous Serial I/O Mode.

Register	Bit	Function
U2TB	b0 to b7	Set transmit data.
U2RB	b0 to b7	Receive data can be read.
	OER	Overrun error flag
U2BRG	b0 to b7	Set the bit rate.
U2MR <sup>(1)</sup>	SMD2 to SMD0	Set to 001b.
	CKDIR	Select an internal clock or external clock.
	IOPOL	Set to 0.
U2C0	CLK0, CLK1	Select the U2BRG count source.
	CRS	Select either the CTS or RTS function, if using.
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the CTS or RTS function.
	NCH	Select the output format of the TXD2 pin.
	CKPOL	Select the polarity of the transfer clock.
	UFORM	Select LSB first or MSB first.
U2C1	TE	Set to 1 to enable transmission/reception.
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception.
	RI	Reception complete flag
	U2IRS	Select the UART2 transmit interrupt source.
	U2RRM	Set to 1 to use continuous receive mode.
	U2LCH	Set to 1 to use inverted data logic.
U2SMR3	NODC	Select the clock output format.


 Table 20.6
 Registers and Settings Used in Clock Synchronous Serial I/O Mode <sup>(1)</sup>

Note:

1. Write 0 to bits that are not listed above when writing in clock synchronous serial I/O mode.

Figure 20.3 shows the Transmit and Receive Timing in Clock Synchronous Serial I/O Mode.





RENESAS


### 20.3.1.1 Measure for Dealing with Communication Errors

If communication is aborted or a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below:

- (1) Set the TE bit in the U2C1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the U2MR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the U2MR register to 001b (clock synchronous serial I/O mode).
- (4) Set the TE bit in the U2C1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled).

### 20.3.1.2 CLK Polarity Select Function

The polarity of the transfer clock is selected with the CKPOL bit in the U2C0 register. Figure 20.4 shows the Transfer Clock Polarity.





### 20.3.1.3 LSB First/MSB First Select Function

The transfer format is selected with the UFORM bit in the U2C0 register. Figure 20.5 shows the Transfer Format.




Figure 20.5 Transfer Format

### 20.3.1.4 Continuous Receive Mode

In continuous receive mode, receive operation is enabled when the receive buffer register is read. It is not necessary to write dummy data to the transmit buffer register to enable receive operation in this mode. However, a dummy read of the receive buffer register is required when starting the operating mode.

When the U2RRM bit in the U2C1 register is set to 1 (continuous receive mode), the TI bit in the U2C1 register is set to 0 (data present in the U2TB register) by reading the U2RB register. If the U2RRM bit is set to 1, do not write dummy data to the U2TB register by a program.

Set the U2RRM bit in the U2C1 register to 0 (continuous receive mode disabled) before reading the final data in continuous receive mode during master operation.



### 20.3.1.5 Serial Data Logic Switching Function

The U2LCH bit in the U2C1 register is used to select whether the logic of serial data is inverted. If the U2LCH bit is set to 1 (inverted), the data written to the U2TB register has its logic inverted before being transmitted. Similarly, the received data has its logic inverted when read from the U2RB register. Figure 20.6 shows the Serial Data Logic Switching.

(1) U2LCH Bit in U	J2C1 Register = 0 (not inverted)
Transfer Clock	
TXD2 <sup>-</sup> (not inverted) -	( D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) D7
(2) U2LCH Bit in U	J2C1 Register = 1 (inverted)
Transfer Clock	
TXD2 <sup>-</sup> (inverted) -	<u>\ D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7</u>
CKPOL bit in U2C0 re	ler the following conditions: egister = 0 (transmit data is output at the falling edge and receive data edge of the transfer clock) register = 0 (LSB first)

#### Figure 20.6 Serial Data Logic Switching

# 20.3.1.6 CTS/RTS Function

The  $\overline{\text{CTS}}$  function is used to start transmit and receive operation when a low level is applied to the  $\overline{\text{CTS2}}$  pin. Transmit and receive operation begins when the  $\overline{\text{CTS2}}$  pin is held low.

If the input level is switched to high during transmit or receive operation, the operation stops before the next data.

For the  $\overline{\text{RTS}}$  function, the  $\overline{\text{RTS2}}$  pin outputs a low level when the MCU is ready for a receive operation. The output level goes high at the first falling edge of the RXD2 pin.

- CRD bit in the U2C0 register =  $1 (\overline{\text{CTS}}/\overline{\text{RTS}} \text{ function disabled}):$ CTS2 pin input is unused, and RTS2 pin output is high
- CRD bit = 0 and CRS bit = 0 ( $\overline{\text{CTS}}$  function selected):  $\overline{\text{CTS2}}$  pin input is active, and  $\overline{\text{RTS2}}$  pin output is high
- CRD bit = 0 and CRS bit = 1 ( $\overline{\text{RTS}}$  function selected):  $\overline{\text{CTS2}}$  pin input is unused, and  $\overline{\text{RTS2}}$  pin output is active



### 20.3.2 Clock Asynchronous Serial I/O (UART) Mode

In UART mode, data is transmitted and received after setting the desired bit rate and transfer data format. Table 20.7 lists the Registers and Settings Used in UART Mode.

Register	Bit	Function	
U2TB	b0 to b8	Set transmit data. <sup>(2)</sup>	
U2RB	b0 to b8	Receive data can be read. <sup>(2, 3)</sup>	
	OER, FER, PER, SUM	Error flag	
U2BRG	b0 to b7	Set the bit rate.	
U2MR	SMD2 to SMD0	Set to 100b when transfer data is 7 bits long.	
		Set to 101b when transfer data is 8 bits long.	
		Set to 110b when transfer data is 9 bits long.	
	CKDIR	Select an internal clock or external clock.	
	STPS	Select the stop bit.	
	PRY, PRYE	Select whether parity is included and whether odd or even.	
IOPOL		Select the TXD2 and RXD2 I/O polarity.	
U2C0	CLK0, CLK1	Select the U2BRG count source.	
	CRS	Select either the $\overline{\text{CTS}}$ or $\overline{\text{RTS}}$ function, if using.	
	TXEPT	Transmit register empty flag	
CRD Enab		Enable or disable the CTS or RTS function.	
	NCH	Select the output format of the TXD2 pin.	
	UFORM	Select LSB first or MSB first when transfer data is 8 bits long.	
		Set to 0 when transfer data is 7 or 9 bits long.	
U2C1	TE	Set to 1 to enable transmission.	
	TI	Transmit buffer empty flag	
	RE	Set to 1 to enable reception.	
	RI	Reception complete flag	
	U2IRS	Select the UART2 transmit interrupt source.	
	U2LCH	Set to 1 to use inverted data logic.	
U2RXDF	DF2EN	Select the digital filter disabled or enabled.	

 Table 20.7
 Registers and Settings Used in UART Mode (1)

Notes:

1. Write 0 to bits that are not listed above when writing in clock asynchronous I/O mode.

2. The bits used for transmit/receive data are as follows:

- Bits b0 to b6 when transfer data is 7 bits long
- Bits b0 to b7 when transfer data is 8 bits long

- Bits b0 to b8 when transfer data is 9 bits long

3. When the transfer data length is 7 bits, the contents of bits b7 and b8 are 0. When the transfer data length is 8 bits, the content of the b8 bit is 0.

Figure 20.7 shows a Transmit Timing Example in UART Mode and Figure 20.8 shows a Receive Timing Example in UART Mode.






Figure 20.7 Transmit Timing Example in UART Mode






Figure 20.8 Receive Timing Example in UART Mode



#### 20.3.2.1 Bit Rate

In UART mode, the bit rate is the frequency divided by the U2BRG register divided by 16. Figure 20.9 shows the Formula for Calculating U2BRG Register Setting Value and Table 20.8 lists Bit Rate Setting Examples in UART Mode (Internal Clock Selected).




 Figure 20.9
 Formula for Calculating U2BRG Register Setting Value

	U2BRG	System	Clock = 20 I	MHz	System C	lock = 18.43	2 MHz	System	Clock = 8 l	MHz
Bit Rate (bps)	Count Source	U2BRG Set Value	Actual Time (bps)	Setting Error (%)	U2BRG Set Value	Actual Time (bps)	Setting Error (%)	U2BRG Set Value	Actual Time (bps)	Setting Error (%)
1200	f8	129 (81h)	1201.92	0.16	119 (77h)	1200.00	0.00	51 (33h)	1201.92	0.16
2400	f8	64 (40h)	2403.85	0.16	59 (3Bh)	2400.00	0.00	25 (19h)	2403.85	0.16
4800	f8	32 (20h)	4734.85	-1.36	29 (1Dh)	4800.00	0.00	12 (0Ch)	4807.69	0.16
9600	f1	129 (81h)	9615.38	0.16	119 (77h)	9600.00	0.00	51 (33h)	9615.38	0.16
14400	f1	86 (56h)	14367.82	-0.22	79 (4Fh)	14400.00	0.00	34 (22h)	14285.71	-0.79
19200	f1	64 (40h)	19230.77	0.16	59 (3Bh)	19200.00	0.00	25 (19h)	19230.77	0.16
28800	f1	42 (2Ah)	29069.77	0.94	39 (27h)	28800.00	0.00	16 (10h)	29411.76	2.12
38400	f1	32 (20h)	37878.79	-1.36	29 (1Dh)	38400.00	0.00	12 (0Ch)	38461.54	0.16
57600	f1	21 (15h)	56818.18	-1.36	19 (13h)	57600.00	0.00	8 (08h)	55555.56	-3.55
115200	f1	10 (0Ah)	113636.36	-1.36	9 (09h)	115200.00	0.00	_	_	

 Table 20.8
 Bit Rate Setting Examples in UART Mode (Internal Clock Selected)

# 20.3.2.2 Measure for Dealing with Communication Errors

If communication is aborted or a communication error occurs while transmitting or receiving in UART mode, follow the procedures below:

- (1) Set the TE bit in the U2C1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the U2MR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the U2MR register to 100b (UART mode, transfer data 7 bits long), 101b (UART mode, transfer data 8 bits long), or 110b (UART mode, transfer data 9 bits long).
- (4) Set the TE bit in the U2C1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled).



### 20.3.2.3 LSB First/MSB First Select Function

As shown in Figure 20.10, the transfer format is selected with the UFORM bit in the U2C0 register. This function is enabled when transfer data is 8 bits long. Figure 20.10 shows the Transfer Format.

(1) UFOI	RM Bit in U2C0 Register = 0 (LSB first)
CLK2	
TXD2	ST DO DI D2 D3 D4 D5 D6 D7 P SP
RXD2	ST DO DI D2 D3 D4 D5 D6 D7 P SP
(2) UFOI	RM Bit in U2C0 Register = 1 (MSB first)
CLK2	
TXD2	ST D7 D6 D5 D4 D3 D2 D1 D0 P SP
RXD2	ST / D7 / D6 / D5 / D4 / D3 / D2 / D1 / D0 / P / SP
CKPOL I receive of U2LCH t STPS bit	e diagram applies under the following conditions: bit in U2C0 register = 0 (transmit data is output at the falling edge and data is input at the rising edge of the transfer clock) bit in U2C1 register = 0 (not inverted) t in U2MR register = 0 (one stop bit) it in U2MR register = 1 (parity enabled) ST: Start bit P: Parity bit SP: Stop bit

Figure 20.10 Transfer Format



٦

### 20.3.2.4 Serial Data Logic Switching Function

The U2LCH bit in the U2C1 register is used to select whether the logic of serial data is inverted. If the U2LCH bit is set to 1 (inverted), the data written to the U2TB register has its logic inverted before being transmitted. Similarly, the received data has its logic inverted when read from the U2RB register. Figure 23.11 shows the Serial Data Logic Switching.

(1) U2LCH Bit in U2C1 Register = 0 (not inverted)
TXD2 (not inverted) ST ( D0 ( D1 ( D2 ) D3 ( D4 ) D5 ( D6 ) D7 ( P ) SP
(2) U2LCH Bit in U2C1 Register = 1 (inverted)
TXD2 <u>ST ( D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) D7 ) P</u> SP (inverted)
The above applies under the following conditions:ST: Start bit P: Parity bit• CKPOL bit in U2C0 register = 0 (transmit data is output at the falling edge and receive data is input at the rising edge of the transfer clock)SP: Stop bit• UFORM bit in U2C0 register = 0 (LSB first)• STPS bit in U2MR register = 0 (one stop bit)• PRYE bit in U2MR register = 1 (parity enabled)
Figure 20.44 — Seriel Dete Logic Switching





### 20.3.2.5 TXD and RXD I/O Polarity Inverse Function

This function inverts the polarities of the TXD2 pin output and RXD2 pin input. The logic levels of all I/O data (including bits for start, stop, and parity) are inverted. Figure 20.12 shows the TXD and RXD I/O Polarity Inversion.

(1) IOPOL Bit in U2MR Register = 0 (not inverted)
TXD2 ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP
RXD2 (not inverted) ST ( D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) D7 ) P ) SP
(2) IOPOL Bit in U2MR Register = 1 (inverted)
TXD2 (inverted)       ST ( D0 ) D1 ( D2 ) D3 ( D4 ) D5 ( D6 ) D7 ( P ) SP
RXD2 (inverted)       ST ( D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) D7 ) P ) SP
The above applies under the following conditions:ST: Start bit• UFORM bit in U2C0 register = 0 (LSB first)P: Parity bit• STPS bit in U2MR register = 0 (one stop bit)SP: Stop bit• PRYE bit in U2MR register = 1 (parity enabled)

Figure 20.12 TXD and RXD I/O Polarity Inversion

# 20.3.2.6 CTS/RTS Function

The  $\overline{\text{CTS}}$  function is used to start transmit and receive operations when a low level is applied to the  $\overline{\text{CTS2}}$  pin. Transmit and receive operations start when the  $\overline{\text{CTS2}}$  pin is held low. If the input level is switched to high during a transmit or receive operation, the operation stops before the next data.

For the  $\overline{\text{RTS}}$  function, the  $\overline{\text{RTS2}}$  pin outputs a low level when the MCU is ready for a receive operation. The output level goes high at the first falling edge of the RXD2 pin.


- <u>CRD</u> bit in the U2C0 register =  $1 (\overline{CTS}/\overline{RTS}$  function disabled):
- $\overline{\text{CTS2}}$  pin input is unused, and  $\overline{\text{RTS2}}$  pin output is high
- CRD bit = 0 and CRS bit = 0 ( $\overline{\text{CTS}}$  function selected): CTS2 pin input is active, and  $\overline{\text{RTS2}}$  pin output is high
- CRD bit = 0 and CRS bit = 1 ( $\overline{\text{RTS}}$  function selected): CTS2 pin input is unused, and  $\overline{\text{RTS2}}$  pin output is active



### 20.3.2.7 RXD2 Digital Filter Select Function

The RXD2 digital filter function is used to latch the RXD2 input signal internally after reducing noise when the DF2EN bit in the U2RXDF register is 1 (RXD2 digital filter enabled). The noise canceller consists of three cascaded latch circuits and a match detection circuit. The RXD2 input signal is sampled on the internal basic clock (baud rate clock: the clock with count source divided by the value set in the U2BRG register) with a frequency 16 times the bit rate. It is recognized as a signal and the level is passed forward to the next circuit when the three latch outputs match. When the outputs do not match, the previous value is retained. In other words, when the level changes within three clocks, the change is recognized not as a signal change but as noise.

Figure 20.13 shows the RXD2 Digital Filter Circuit Block Diagram.







### 20.3.3 Special Mode 1 (I<sup>2</sup>C Mode)

 $I^2C$  mode is provided for use as a simplified  $I^2C$  interface compatible mode. Tables 20.9 and 20.10 list the Registers and Settings Used in  $I^2C$  Mode, Table 20.11 lists the  $I^2C$  Mode Functions, and Figure 20.14 shows the Transfer to U2RB Register and Interrupt Timing.

As shown in Table 20.11, I<sup>2</sup>C mode is entered by setting bits SMD2 to SMD0 to 010b in the U2MR register and the IICM bit in the U2SMR register to 1. Because SDA2 transmit output has a delay circuit attached, SDA2 output does not change state until SCL2 goes low and stabilizes.

Register	Bit	Function				
Register	Dit	Master	Slave			
U2TB	b0 to b7	Set transmit data.	Set transmit data.			
U2RB	b0 to b7	Receive data can be read.	Receive data can be read.			
	b8	ACK or NACK is set in this bit.	ACK or NACK is set in this bit.			
	ABT	Arbitration lost detection flag	Disabled			
	OER	Overrun error flag	Overrun error flag			
U2BRG	b0 to b7	Set the bit rate.	Disabled			
U2MR	SMD2 to SMD0	Set to 010b.	Set to 010b.			
	CKDIR	Set to 0.	Set to 1.			
U2C0	CLK0, CLK1	Select the count source for the U2BRG register.	Select the count source for the U2BRG register.			
	CRS	Disabled	Disabled			
	TXEPT	Transmit register empty flag	Transmit register empty flag			
	CRD	Set to 1.	Set to 1.			
	NCH	Set to 1.	Set to 1.			
	UFORM	Set to 1.	Set to 1.			
U2C1	TE	Set to 1 to enable transmission.	Set to 1 to enable transmission.			
	TI	Transmit buffer empty flag	Transmit buffer empty flag			
	RE	Set to 1 to enable reception.	Set to 1 to enable reception.			
	RI	Reception complete flag	Reception complete flag			
	U2IRS	Set to 1.	Set to 1.			
U2SMR	IICM	Set to 1.	Set to 1.			
	ABC	Set the timing for detecting an arbitration lost.	Disabled			
	BBS	Bus busy flag	Bus busy flag			
U2SMR2	IICM2	Refer to Table 20.11 I <sup>2</sup> C Mode Functions.	Refer to Table 20.11 I <sup>2</sup> C Mode Functions			
	CSC	Set to 1 to enable clock synchronization.	Set to 0.			
	SWC	Set to 1 to hold SCL2 output low at the falling edge of the 9th bit of clock.	Set to 1 to hold SCL2 output low at the falling edge of the 9th bit of clock.			
	ALS	Set to 1 to stop SDA2 output when an arbitration lost is detected.	Set to 0.			
	STAC	Set to 0.	Set to 1 to initialize UART2 when a start condition is detected.			
	SWC2	Set to 1 to forcibly pull SCL2 low.	Set to 1 to forcibly pull SCL2 output low.			
	SDHI	Set to 1 to disable SDA2 output.	Set to 1 to disable SDA2 output.			

Table 20.9Registers and Settings Used in I<sup>2</sup>C Mode (1)



Pogiator	Bit	Function			
Register Bit		Master	Slave		
U2SMR2	b7	Set to 0.	Set to 0.		
U2SMR3	СКРН	Refer to Table 20.11 I <sup>2</sup> C Mode Functions.	Refer to Table 20.11 I <sup>2</sup> C Mode Functions.		
	DL0 to DL2	Set the amount of SDA2 digital delay.	Set the amount of SDA2 digital delay.		
U2SMR4	STAREQ	Set to 1 to generate a start condition.	Set to 0.		
	RSTAREQ	Set to 1 to generate a restart condition.	Set to 0.		
	STPREQ	Set to 1 to generate a stop condition.	Set to 0.		
	STSPSEL	Set to 1 to output each condition.	Set to 0.		
	ACKD	Select ACK or NACK.	Select ACK or NACK.		
	ACKC	Set to 1 to output ACK data.	Set to 1 to output ACK data.		
	SCLHI	Set to 1 to stop SCL2 output when a stop condition is detected.	Set to 0.		
	SWC9	Set to 0.	Set to 1 to hold SCL2 output low at the next falling edge after the 9th bit of clock.		

Table 20.10Registers and Settings Used in I <sup>2</sup> C Mode (2)
---



Table 20.11 I <sup>2</sup> C Mode Functions
---


Function	IICM2 = 0 (NAC	K/ACK interrupt)	IICM2 = 1 (UART transmit/receive interrupt)			
Function	CKPH = 0 (No clock delay)	CKPH = 1 (With clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (With clock delay)		
UART2 bus collision interrupt source <sup>(1, 4)</sup>	Start condition detect	ion or stop condition c	letection			
UART2 transmit/NACK2 interrupt source <sup>(1, 5)</sup>	No acknowledgment detection (NACK) Rising edge of SCL2 9th bit		UART2 transmission Rising edge of SCL2 9th bit	UART2 transmission Falling edge of SCL2 next to 9th bit		
UART2 receive/ACK2 interrupt source <sup>(1, 5)</sup>	Acknowledgment det Rising edge of SCL2		UART2 reception Falling edge of SCL2 9th bit			
Timing for transferring data from UART receive shift register to U2RB register	Acknowledgment detection (ACK) Rising edge of SCL2 9th bit		Falling edge of SCL2 9th bit	Falling and rising edges of SCL2 9th bit		
UART2 transmission output delay	Delay can be set					
Noise filter width	100 ns					
Initial value of SCL2	High	Low	High	Low		
DTC source <sup>(5)</sup>	Acknowledgment det	ection (ACK)	UART2 reception Falling edge of SCL2 9th bit			
	UART2 transmission Rising edge of SCL2 9th bit	UART2 transmission Falling edge of SCL2 next to 9th bit	UART2 transmission Rising edge of SCL2 9th bit	UART2 transmission Falling edge of SCL2 next to 9th bit		
Storage of receive data	1st to 8th bits are stored in bits b0 to b7 in the U2RB register.		1st to 7th bits of the received data are stored in bits b0 to b6 in the U2RB register. 8th bit is stored in bit b8 in the U2RB register.			
				1st to 8th bits are stored in bits b0 to b7 in the U2RB register. <sup>(2)</sup>		
Read of receive data	The U2RB register state is read without mod		dification.	Bits b0 to b6 in the U2RB register are read as bits b1 to 7. Bit b8 in the U2RB register is read as bit b0. <sup>(3)</sup>		

Notes:

 If one of the bits listed below is changed, the interrupt source, the interrupt timing, and so on, change. Bits SMD0 to SMD2 in the U2MR register, the IICM bit in the U2SMR register, the IICM2 bit in the U2SMR2 register, and the CKPH bit in the U2SMR3 register.

- 2. Second data transfer to the U2RB register (rising edge of SCL2 9th bit)
- 3. First data transfer to the U2RB register (falling edge of SCL2 9th bit)
- 4. Refer to Figure 20.16 STSPSEL Bit Functions.
- 5. Refer to Figure 20.14 Transfer to U2RB Register and Interrupt Timing.





RENESAS

### 20.3.3.1 Detection of Start and Stop Conditions

Whether a start or a stop condition has been detected is determined.

A start condition detect interrupt request is generated when the SDA2 pin changes state from high to low while the SCL2 pin is high. A stop condition detect interrupt request is generated when the SDA2 pin changes state from low to high while the SCL2 pin is high.

Because the start and stop condition detect interrupts share an interrupt control register and vector, check the BBS bit in the U2SMR register to determine which interrupt source is requesting the interrupt.

Note that the setup times and hold times for start and stop condition detection may differ from the I<sup>2</sup>C bus standard.

Figure 20.15 shows the Detection of Start and Stop Conditions.




Figure 20.15 Detection of Start and Stop Conditions



### 20.3.3.2 Output of Start and Stop Conditions

A start condition is generated by setting the STAREQ bit in the U2SMR4 register to 1 (start). A restart condition is generated by setting the RSTAREQ bit in the U2SMR4 register to 1 (start). A stop condition is generated by setting the STPREQ bit in the U2SMR4 register to 1 (start). The output procedure is as follows:

#### [For STSPSEL = 0]

- Set the STSPSEL bit in the U2SMR4 register to 0, bits SMD2 to SMD0 in the U2MR register to 000b, and the IICM bit in the U2SMR register to 1.
- Enable SDA2 pin output using the value of the port control register.

#### [For STSPSEL = 1]

• Set the STAREQ bit, the RSTAREQ bit, or the STPREQ bit to 1.


- Set the STSPSEL bit in the U2SMR4 register to 1.
- After the start/stop condition generation interrupt, set the STSPSEL bit in the U2SMR4 register to 0.
- Clear the start/stop condition generation interrupt.

Table 20.12 lists the STSPSEL Bit Functions and Figure 20.16 shows the STSPSEL Bit Functions.

Function	STSPSEL = 0	STSPSEL = 1
Output of pins SCL2 and SDA2	Output of transfer clock and data. Output of start/stop conditions is not automatically generated by hardware (implemented by a program).	Output of start/stop conditions according to bits STAREQ, RSTAREQ, and STPREQ
Start/stop condition interrupt request generation timing	Detection of start/stop conditions	Completion of start/stop condition generation

#### Table 20.12 STSPSEL Bit Functions







### 20.3.3.3 Transfer Clock

The transfer clock is used to transmit and receive data as is shown in **Figure 20.14 Transfer to U2RB Register** and **Interrupt Timing**.

The CSC bit in the U2SMR2 register is used to synchronize an internally generated clock (internal SCL) and an external clock supplied to the SCL2 pin. When the CSC bit is set to 1 (clock synchronization enabled), if a falling edge on the SCL2 pin is detected while the internal SCL is high, the internal SCL goes low. The value of the U2BRG register is reloaded and counting of the low-level intervals starts. If the internal SCL changes state from low to high while the SCL2 pin is low, counting stops. If the SCL2 pin goes high, counting restarts.

In this way, the UART2 transfer clock is equivalent to AND of the internal SCL and the clock signal applied to the SCL2 pin. The transfer clock works from a half cycle before the falling edge of the internal SCL 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock.

The SWC bit in the U2SMR2 register determines whether the SCL2 pin is held low or released from low output at the falling edge of the 9th bit of the clock.

If the SCLHI bit in the U2SMR4 register is set to 1 (enabled), SCL2 output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the SWC2 bit in the U2SMR2 register to 1 (low output) makes it possible to forcibly output a low-level signal from the SCL2 pin even while sending or receiving data. Setting the SWC2 bit to 0 (transfer clock) allows the transfer clock to be output from or supplied to the SCL2 pin, instead of outputting a low-level signal. If the SWC9 bit in the U2SMR4 register is set to 1 (SCL2 pin low output hold enabled) when the CKPH bit in the U2SMR3 register is 1, the SCL2 pin is held low at the next falling edge after the 9th bit of the clock. Setting the SWC9 bit to 0 (SCL2 pin low output hold disabled) releases the SCL2 pin from low output.

### 20.3.3.4 SDA Output

The data written to bits b0 to b7 (D0 to D7) in the U2TB register is output in descending order from D7. The 9th bit (D8) is ACK or NACK.

Set the initial value of SDA2 transmit output when the IICM bit is set to 1 (I<sup>2</sup>C mode) and bits SMD2 to SMD0 in the U2MR register are set to 000b (serial interface disabled).

Bits DL0 to DL2 in the U2SMR3 register allow addition of no delays or a delay of two to eight cycles of the U2BRG count source clock to the SDA2 output.

Setting the SDHI bit in the U2SMR2 register to 1 (SDA2 output disabled) forcibly sets the SDA2 pin to the high-impedance state. Do not write to the SDHI bit at the rising edge of the UART2 transfer clock.

### 20.3.3.5 SDA Input

When the IICM2 bit in the U2SMR2 register is set to 0, the 1st to 8th bits (D0 to D7) of received data are stored in bits b0 to b7 in the U2RB register. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit is set to 1, the 1st to 7th bits (D1 to D7) of received data are stored in bits b0 to b6 in the U2RB register and the 8th bit (D0) is stored in bit b8 in the U2RB register. Even when the IICM2 bit is set to 1, if the CKPH bit in the U2SMR3 register is 1 (with clock delay), the same data as when the IICM2 bit is 0 can be read by reading the U2RB register after the rising edge of 9th bit of the clock.

### 20.3.3.6 ACK and NACK

If the STSPSEL bit in the U2SMR4 register is set to 0 (start and stop conditions not output) and the ACKC bit in the U2SMR4 register is set to 1 (ACK data output), the value of the ACKD bit in the U2SMR4 register is output from the SDA2 pin.

If the IICM2 bit is set to 0, a NACK interrupt request is generated if the SDA2 pin remains high at the rising edge of the 9th bit of the transmit clock. An ACK interrupt request is generated if the SDA2 pin is low at the rising edge of the 9th bit of the transmit clock.

If ACK2 (UART2 reception) is selected to generate a DTC request source, a DTC transfer can be activated by detection of an acknowledge.

### 20.3.3.7 Initialization of Transmission/Reception

If a start condition is detected while the STAC bit is set to 1 (UART2 initialization enabled), the serial interface operates as described below.

- The transmit shift register is initialized, and the contents of the U2TB register are transferred to the transmit shift register. In this way, the serial interface starts sending data when the next clock pulse is applied. However, the UART2 output value does not change state and remains the same as when a start condition was detected until the first bit of data is output in synchronization with the input clock.
- The receive shift register is initialized, and the serial interface starts receiving data when the next clock pulse is applied.
- The SWC bit is set to 1 (SCL wait output enabled). Consequently, the SCL2 pin is pulled low at the falling edge of the 9th clock pulse.

Note that when UART2 transmission/reception is started using this function, the TI bit does not change state. Select the external clock as the transfer clock to start UART2 transmission/reception with this setting.



### 20.3.3.8 SCL Synchronization Function

It may happen that another device holds SCL output low and forces the clock sent from the master into a wait state. The SCL synchronization function of UART2 automatically enters a wait state when held low by another device, and cancels the wait state when released from low output. This function is enabled by setting the CSC bit to 1, and disabled by setting it to 0. This function should only be used when the MCU is the master. Figure 20.17 shows the Timing of Clock Synchronization Function.




Figure 20.17 Timing of Clock Synchronization Function

### 20.3.3.9 SCL2 Pin Output Function


(1) SCL2 Pin Low Output Hold Function 1

The I<sup>2</sup>C bus sends a specified slave address in the first byte after a start condition is detected. In the first byte, the slave needs to compare the receive data in the first 7 bits of the clock sent from another master with its own address, and generate (or not generate) an acknowledge in synchronization with the 9th bit of the clock. SCL2 pin low output hold function 1 of UART2 was created for this process.

By using this function, a low level is output to the SCL2 pin in synchronization with the SCL2 of the 9th bit going low after the first 8 bits of data are received. This forces the master into a wait state. The function can also generate/not generate an acknowledge after the address comparison processing by software is completed.

This function is enabled by setting the SWC bit to 1, and disabled by setting it to 0. After the SCL2 pin has been driven low by this function, it can be released from low level by setting the SWC bit to 0. Note that when this function is used for address comparison, the contents of the buffer register are read out before the rising of the clock corresponding to the last bit. This means that the bit positions of the received data have changed. Figure 20.18 shows the Timing of SCL2 Pin Low Output Hold Function 1.







(2) SCL2 Pin Low Output Hold Function 2

UART2 requires at maximum 1.5 cycles of the transfer clock after transmit data is written to the transmit buffer until the transfer clock (SCL) is transmitted. In addition, because the SCL synchronization function of UART2 is enabled from the first bit of SCL transmission, if another device transmits a first bit in the period from when the start condition is generated until the SCL synchronization function is enabled, the bit may be shifted. Therefore, SCL2 pin low output hold function 2 of UART2 was created to disable clock transmission from other devices after the start condition is transmitted. By using this function, a low level is output to the SCL2 pin at the same time that data is written to the transmit buffer, and other devices can be put into a wait state. This function is enabled by setting the SWC2 bit to 1, and disabled by setting it to 0. This function should only be used when the MCU is being used as a master. Figure 20.19 shows the Timing of SCL2 Pin Low Output Hold Function 2.




Figure 20.19 Timing of SCL2 Pin Low Output Hold Function 2

#### (3) SCL2 Pin Low Output Hold Function 3

When the I<sup>2</sup>C bus performs slave transmission, the master generates (or doesn't generate) an acknowledge in synchronization with the 9th bit.

At this time, the slave checks for an acknowledge. If an acknowledge is detected, transmission continues (next transmit data is set). If an acknowledge is not detected, transmission ends.

**SCL2 Pin Low Output Hold Function 3** of UART2 was created for this process. By using this function, a low level is output to the SCL2 pin of UART2 in synchronization with the SCL of the final bit going low after the first 9 bits (ACK/NACK) of data are received. This forces the master into a wait state. The function can also continue or end transmission after the acknowledge determination processing by software is completed.

This function is enabled by setting the SWC9 bit to 1, and disabled by setting it to 0.

After the SCL2 pin has been driven low by this function, it can be released from low level by setting the SWC9 bit to 0. This function should only be used when the MCU is being used as a slave. Figure 20.20 shows the Timing of SCL2 Pin Low Output Hold Function 3.




Figure 20.20 Timing of SCL2 Pin Low Output Hold Function 3

### 20.3.3.10 SDA2 Pin Output Disable Function

If its own address differs from the address specified by the master, a slave must turn off (high impedance) SDA2 pin output.

UART2 achieves this by turning off SDA2 pin output by setting 1FFh to the transmit buffer register every nine clocks (every time a receive interrupt request is generated) of SCL. SDA2 pin output can also be turned off using the SDA2 pin output disable function of UART2. This function is enabled by setting the SDHI bit to 1, which allows UART2 SDA2 pin output to be set to high impedance without setting 1FFh to the transmit buffer register. This function is disabled by setting the SDHI bit to 0.



## 20.3.3.11 Control in Multimaster Operating Environment

(1) Arbitration

Mismatch of the transmit data and SDA2 pin input data is checked synchronously with the rising edge of SCL. Use the ABC bit in the U2SMR register to select the timing at which the ABT bit in the U2RB register is updated. If the ABC bit is 0 (update every bit), the ABT bit is set to 1 at the same time a mismatch is detected during check. When the ABC bit is set to 1 (update every bit), if a mismatch is detected even once during check, the ABT bit is set to 1 at the falling edge of the 9th bit of the clock. If the ABT bit needs to be updated every byte, set the ABT bit to 0 after detecting acknowledge for the first byte before transferring the next data.

If the ALS bit in the U2SMR2 register is set to 1 (SDA output stops), arbitration is lost, in which case the SDA2 pin is placed in the high-impedance state at the same time the ABT bit is set to 1. When this function is used to turn SDA2 output off, it can be cancelled by setting either the ALS bit or ABT bit to 0. However, while this function is enabled, even the timing of an acknowledge will be determined as an arbitration lost and cause output to be turned off. Therefore, set the ABT bit to 0 before transmitting the next byte. Set the ABC bit to 0 when using this function. In a multimaster operating environment, always set the ABC bit to 0 and the ALS bit to 1.



#### (2) Flow of Control

Flow of control in the multimaster operating environment is shown in Figures 20.21 to 20.24.




Figure 20.21 Flow of Control 1 (I<sup>2</sup>C Initialization Processing)







Figure 20.22 Flow of Control 2 (Transmission/Reception Start Processing)












Figure 20.24 Flow of Control 4 (End Processing)



### 20.3.4 Multiprocessor Communication Function

When the multiprocessor communication function is used, data transmission/reception can be performed between a number of processors sharing communication lines by clock asynchronous serial I/O mode (UART mode), in which a multiprocessor bit is added to the data. For multiprocessor communication, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles; an ID transmission cycle for specifying the receiving station, and a data transmission cycle for the specified receiving station. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. When the multiprocessor bit is set to 1, the cycle is an ID transmission cycle; when the multiprocessor bit is est to 0, the cycle is a data transmission cycle. Figure 20.25 shows an Inter-Processor Communication Example Using Multiprocessor Format (Data Transmission to Receiving Station A).


The transmitting station first sends the ID code of the receiving station to perform communication as communication data with a 1 multiprocessor bit added. It then sends transmit data as communication data with a 0 multiprocessor bit added.

When communication data in which the multiprocessor bit is 1 is received, the receiving station compares that data with its own ID. If they match, the data to be sent next is received. If they do not match, the receive station continues to skip communication data until data in which the multiprocessor bit is 1 is again received.

UART2 uses the MPIE bit in the U2SMR5 register to implement this function. When the MPIE bit is set to 1, data transfer from the UART2 receive register to the U2RB register, receive error detection, and the settings of the status flags, the RI bit in the U2C1 register, bits FER and OER in the U2RB register, are disabled until data in which the multiprocessor bit is 1 is received. On receiving a receive character in which the multiprocessor bit is 1, the MPRB bit in the U2RB register is set to 1 and the MPIE in the U2SMR5 register bit is set to 0, thus normal reception is resumed.

When the multiprocessor format is specified, the parity bit specification is invalid. All other bit settings are the same as those in normal clock asynchronous serial I/O mode (UART mode). The clock used for multiprocessor communication is the same as that in normal clock asynchronous serial I/O mode (UART mode).

Table 20.13 lists the Registers and Settings Used by Multiprocessor Communication Function <sup>(1)</sup>.



gure 20.25 Inter-Processor Communication Example Using Multiprocessor I (Data Transmission to Receiving Station A)



Register	Bit	Function		
U2TB <sup>(2)</sup>	b0 to b7	Set transmit data.		
	MPTB	Set the transmit multiprocessor bit.		
U2RB <sup>(3)</sup>	b0 to b7	Receive data can be read.		
	MPRB	Multiprocessor bit		
	OER, FER, PER, SUM	Error flag		
U2BRG	b0 to b7	Set the bit rate.		
U2MR	SMD2 to SMD0	Set to 100b when transfer data is 7 bits long.		
		Set to 101b when transfer data is 8 bits long.		
	CKDIR	Select an internal clock or external clock.		
	STPS	Select the stop bit.		
	PRY, PRYE	Parity detection function disabled		
	IOPOL	Set to 0.		
U2C0	CLK0, CLK1	Select the U2BRG count source.		
	CRS	CTS or RTS function disabled		
	TXEPT	Transmit register empty flag		
	CRD	Set to 1.		
	NCH	Select the output format of the TXD2 pin.		
U2C1	TE	Set to 1 to enable transmission.		
	TI	Transmit buffer empty flag		
	RE	Set to 1 to enable reception.		
	RI	Reception complete flag		
l	U2IRS	Select the UART2 transmit interrupt source.		
U2SMR5	MP	Set to 1.		
	MPIE <sup>(4)</sup>	Set to 1 when performing multiprocessor receive control.		
U2RXDF	DF2EN	Select the digital filter enabled or disabled.		

Table 20.13         Registers and Settings Used by Multiprocessor Communication Function <sup>(1)</sup>
---

Notes:

1. Write 0 to bits that are not listed above in multiprocessor mode.

2. Set the MPTB bit to 1 when an ID data frame is transmitted. Set the MPTB bit to 0 when a data frame is transmitted.

3. If the MPRB bit is set to 1, received D7 to D0 are an ID field. If the MPRB bit is set to 0, received D7 to D0 are a data field.

4. When setting the MPIE bit to 1, make sure that there is no receive data (RI bit = 0).



### 20.3.4.1 Multiprocessor Transmission

Figure 20.26 shows a Flowchart of Multiprocessor Data Transmission. Set the MPBT bit in the U2TB register to 1 for ID transmission cycles. Set the MPBT bit in the U2TB register to 0 for data transmission cycles. Other operations are the same as in clock asynchronous serial I/O mode (UART mode).




Figure 20.26 Flowchart of Multiprocessor Data Transmission



#### 20.3.4.2 Multiprocessor Reception

Figure 20.27 shows a Flowchart of Multiprocessor Data Reception. When the MPIE bit in the U2SMR5 register is set to 1, communication data is ignored until data in which the multiprocessor bit is 1 is received. Communication data with a 1 multiprocessor bit added is transferred to the U2RB register as receive data. At this time, a reception complete interrupt request is generated. Other operations are the same as in universal asynchronous receiver/transmitter mode (UART mode). Figure 20.28 shows a Receive Operation Example during Multiprocessor Communication (with 8-Bit Data/Multiprocessor Bit/One-Stop Bit).





Figure 20.27 Flowchart of Multiprocessor Data Reception





Data/Multiprocessor Bit/One-Stop Bit)

# 20.3.4.3 RXD2 Digital Filter Select Function

This is the same function as in clock asynchronous serial I/O mode. Refer to **20.3.2.7 RXD2 Digital Filter Select Function**.

## 20.3.5 UART2 Interrupt Sources

Table 20.14 lists the Interrupt Sources.

#### Table 20.14 Interrupt Sources

UART2 Interrupt Source	Clock Synchronous Serial I/O Mode	UART Mode	I <sup>2</sup> C Mode	Multiprocessor Communication Mode
Bus collision/condition interrupt	Disabled <sup>(1)</sup>	Disabled <sup>(1)</sup>	Start and stop condition detection/ generation interrupt	Disabled <sup>(1)</sup>
NACK interrupt	Disabled	Disabled	NACK interrupt	Disabled
Receive/ACK interrupt	Receive interrupt	Receive interrupt	Receive or ACK interrupt	Receive interrupt
Transmit interrupt	Transmit buffer empty or transmission complete interrupt	Transmit buffer empty or transmission complete interrupt	Transmission complete interrupt <sup>(2)</sup>	Transmit buffer empty or transmission complete interrupt

Notes:

1. A bus collision/condition interrupt operates even in clock synchronous serial I/O mode, UART mode, and multiprocessor communication mode. Set bits ILVL2 to ILVL0 in the U2BCNIC register to 000b (level 0 (interrupt disabled)).

2. Assert timing differs depending on the CKPH bit.



# 20.4 Notes on Serial Interface (UART2)

### 20.4.1 Common to All Operating Modes

#### 20.4.1.1 Register Access

The settings of the following registers can only be changed when the serial interface is disabled. Do not use these settings when the serial interface is enabled.

U2MR register: CKDIR bit U2C0 register: Bits CLK0 and CLK1

The settings of the following registers can only be changed while transmission/reception is stopped. Do not use these settings during transmission/reception.

U2MR register: Bits SMD0 to SMD2, STPS, PRY, PRYE, and IOPOL U2BRG register: Bits b0 to b7 U2C0 register: Bits CRS, CRD, NCH, CKPOL, and UFORM U2C1 register: Bits U2IRS, U2RRM, U2LCH, and U2ERE U2RXDF register: DF2EN bit U2SMR5 register: MP bit U2SMR3 register: Bits CKPH, NODC, and DL0 to DL2 U2SMR2 register: Bits IICM2, CSC, ALS, and STAC U2SMR register: Bits IICM, ABC, ABSCS, and SSS

#### 20.4.1.2 N-Channel-Open-Drain Control Bit

When UART2 is not used, set the following bits to 0. U2C0 register: NCH bit U2SMR3 register: NODC bit

#### 20.4.2 Clock Synchronous Serial I/O Mode

#### 20.4.2.1 Transmission/Reception

When the  $\overline{\text{RTS}}$  function is used with an external clock, the  $\overline{\text{RTS2}}$  pin outputs a low level, which informs the transmitting side that the MCU is ready for a receive operation. The  $\overline{\text{RTS2}}$  pin outputs a high level when a receive operation starts. Therefore, the transmit timing and receive timing can be synchronized by connecting the  $\overline{\text{RTS2}}$  pin to the  $\overline{\text{CTS2}}$  pin of the transmitting side. The  $\overline{\text{RTS}}$  function is disabled when an internal clock is selected.

#### 20.4.2.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data is output at the falling edge and receive data is input at the rising edge of the transfer clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data is output at the rising edge and receive data is input at the falling edge of the transfer clock).

- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)
- If the  $\overline{\text{CTS}}$  function is selected, input to the  $\overline{\text{CTS2}}$  pin = Low



### 20.4.2.3 Reception

In clock synchronous serial I/O mode, the shift clock is generated by activating the transmitter. Set the UART2associated registers for transmit operation even if the MCU is used for receive operation only. Dummy data is output from the TXD2 pin while receiving.

When an internal clock is selected, the shift clock is generated by setting the TE bit in the U2C1 register to 1 (transmission enabled) and placing dummy data in the U2TB register. When an external clock is selected, set the TE bit to 1 (transmission enabled), place dummy data in the U2TB register, and input an external clock to the CLK2 pin to generate the shift clock.

If data is received consecutively, an overrun error occurs when the RE bit in the U2C1 register is set to 1 (data present in the U2RB register) and the next receive data is received in the UART2 receive register. Then, the OER bit in the U2RB register is set to 1 (overrun error). At this time, the U2RB register retains the previous receive data. If an overrun error occurs, use a program on the transmitting and receiving sides to resend the data that caused the error.

To receive data consecutively, set dummy data in the low-order byte in the U2TB register at each receive operation.

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit is set to 0, or while the external clock is held low when the CKPOL bit is set to 1.

- The RE bit in the U2C1 register = 1 (reception enabled)
- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)

If an internal clock is selected, set the RE bit in the U2C1 register to 1 after setting the TE bit in the U2C1 register to 1 but before setting dummy data in the U2TB register.

Set the U2RRM bit in the U2C1 register to 1 before reading the last data in continuous receive mode during master operation.

## 20.4.3 Special Mode 1 (I<sup>2</sup>C Mode)

## 20.4.3.1 Operating Clock

In I<sup>2</sup>C mode, the f1 clock must be oscillating. The f1 frequency input must satisfy the operation described in **20.3.3.1 Detection of Start and Stop Conditions**.

#### 20.4.3.2 Supported Modes

Not compatible with the CBUS receiver.

10-bit address mode is not supported.

Also cannot be used in a multimaster environment where master transmission/reception of differing data lengths is performed with the same slave.

## 20.4.3.3 Maximum Operating Frequency

The duty cycle of the SCL transmitted by UART2 is 50%. Therefore, when set to high-speed mode (400 kbps), the low-level width of SCL is 1.25 us. This value does not meet the I<sup>2</sup>C standard (tLOW = Min 1.3 us). Therefore, the maximum transfer rate in high-speed mode is approximately 380 kbps.



### 20.4.3.4 Start and Stop Conditions

```
(1) Setup and Hold Times
```

The setup time and hold time at start condition/stop condition detection may differ from the I<sup>2</sup>C standard. The setup time and hold time at start condition/stop condition detection are as follows:

Setup time > 5 cycles (f1 clock)

Hold time > 5 cycles (f1 clock)

In the I<sup>2</sup>C standard, the start and stop condition setup and hold times are both a minimum of 600 ns in high-speed mode. The setup and hold times of UART2 are a minimum of five cycles (f1 clock). Consequently, when an 8 MHz f1 clock is used, the setup and hold times are a minimum of 625 ns and thus meet the I<sup>2</sup>C bus standard for high-speed mode. However, if the main clock is used at less than 8 MHz, the setup and hold times cannot meet the I<sup>2</sup>C standard for high-speed mode.

# 20.4.3.5 Transmission and Reception

During transmission, 8-bit transmit data is transmitted from the SDA2 pin. In order to receive an acknowledge, the SDA2 pin must be released at the 9th bit of the transmit clock. To achieve this, 1 must always be written to the 9th bit (D8) of transmit data.

During reception, the SDA2 pin must be released while it is receiving 8-bit data. In addition, an acknowledge needs to be generated at the 9th bit of the transmit clock. To achieve this, write 1 to D7 to D0 as dummy data during reception. D8 is ACK/NACK. ACK/NACK can be transmitted using the following three methods:

- 1. Use bits ACKC and ACKD in the U2SMR4 register to transmit ACK/NACK (in this case, the value of D8 is not used).
- 2. Use 0 as dummy data for D8. If ACK is returned, transmit the data as is. If NACK is returned, leave the SDA2 pin open by setting the SDHI bit to 1.
- 3. Use 0 as dummy data for D8. If ACK is returned, transmit the data as is. If NACK is returned, leave the SDA2 pin open using port control.

# 20.4.3.6 Arbitration

The arbitration detection flag is set when an acknowledge is received, so clear this flag when starting transmission and then perform transmission.




# 21. Clock Synchronous Serial Interface

#### 21.1 Overview

The clock synchronous serial interface is configured as follows:

Clock synchronous serial interface



### 21.1.1 Mode Selection

The clock synchronous serial interface supports four modes. Table 21.1 lists the bits associated with mode selection.

#### Table 21.1 Mode Selections

IICSEL Bit in IICCR Register <sup>(1)</sup>	ICE Bit in SICR1 Register <sup>(1)</sup>	MS Bit in SIMR2 Register <sup>(1)</sup>	Function Name	Mode
0	0	0	Synchronous serial Clock synchronous communication unit communication mode	
		1	(SSU)	4-wire bus communication mode
1	1	0	I <sup>2</sup> C bus interface	I <sup>2</sup> C bus interface mode
1	I	1	(l <sup>2</sup> C)	Clock synchronous serial mode

Note:

1. Do not use any settings other than the combinations listed in the above table. Operation is not guaranteed for any other combinations.



## 21.1.2 Synchronous Serial Communication Unit (SSU)

The synchronous serial communication unit (SSU) supports clock synchronous serial data communication. The SSU consists of a channel: SSU\_0.

Table 21.2 lists the Synchronous Serial Communication Unit Specifications and Figure 21.1 shows the Synchronous Serial Communication Unit Block Diagram (i = 4, 8, 16, 32, 64, 128, or 256).

Table 21.2	Synchronous Serial Communication Unit Specifications
------------	--

Item	Description			
Transfer data format	Transfer data length: 8 to 16 bits			
Communication modes	<ul> <li>Clock synchronous communication mode</li> <li>4-wire bus communication mode (including bidirectional communication)         <ul> <li>Master or slave device can be selected.</li> <li>Continuous transmission and reception of serial data are supported because the shift, transmit, and receive registers are independent.</li> </ul> </li> </ul>			
I/O pins	SSCK (I/O): Clock I/O pin SSI (I/O): Data I/O pin <u>SSO</u> (I/O): Data I/O pin <u>SCS</u> (I/O): Chip select I/O pin			
Transfer clocks	<ul> <li>When the MST bit in the SICR1 register is 0 (slave mode) External clock (input from the SSCK pin)</li> <li>When the MST bit in the SICR1 register is 1 (master mode) Internal clock (selectable among f1/256, f1/128, f1/64, f1/32, f1/16, f1/8, and f1/4, output from the SSCK pin)</li> <li>The clock polarity and phase can be selected.</li> </ul>			
Receive error detection	<ul> <li>Overrun error detection Indicates an overrun error has occurred during reception and reception is terminated in error. When the next serial data reception completes while the RDRF bit in the SISR register is 1 (data present in the SIRDR register), the ORER_AL bit in the SISR register is set to 1 (overrun error).</li> </ul>			
Multimaster error detection	<ul> <li>Conflict error detection         When starting a serial communication while the MS bit in the SIMR2 register is 1         (4-wire bus communication mode) and the MST bit in the SICR1 register is 1         (master mode), the CE_ADZ bit in the SISR register is set to 1 (conflict error) if the         SCS pin input is low.         When the SCS pin input changes from low to high during transfer while the MS bit         in the SIMR2 register is 1 (4-wire bus communication mode) and the MST bit in the         SICR1 register is 0 (slave mode), the CE_ADZ bit in the SISR register is set to 1.     </li> </ul>			
Interrupt sources	5 (transmit end, transmit data empty, receive data full, overrun error, and conflict error)			
Selectable functions	<ul> <li>Data transfer direction MSB first or LSB first can be selected.</li> <li>SSCK clock polarity The level (low or high) when the clock stops can be selected.</li> <li>SSCK clock phase The edge for data change and data download can be selected.</li> </ul>			






Figure 21.1 Synchronous Serial Communication Unit Block Diagram (i = 4, 8, 16, 32, 64, 128, or 256)

Table 21.3	Synchronous Serial Communication Unit Pin Configuration
------------	---

Pin Name	I/O	Function
SSI	Input/Output	Data input/output
SCS	Input/Output	Chip select input/output
SSCK	Input/Output	Clock input/output
SSO	Input/Output	Data input/output



### 21.1.3 I<sup>2</sup>C bus Interface


The I<sup>2</sup>C bus interface is the circuit that performs serial communication based on the data transfer format of the Philips I<sup>2</sup>C bus. This interface consists of a channel:  $I^2C_0$ .


Table 21.4 lists the I<sup>2</sup>C bus Interface Specifications, Figure 21.2 shows the I<sup>2</sup>C bus Interface Block Diagram, Figure 21.3 shows an External Circuit Connection Example for Pins SCL and SDA and Table 21.5 lists the I<sup>2</sup>C bus Interface Pin Configuration.

Table 21.4	I <sup>2</sup> C bus Interface Specifications
------------	---

Item	Description			
Communication modes	<ul> <li>I<sup>2</sup>C bus interface mode <ul> <li>Master or slave device can be selected.</li> <li>Continuous transmission and reception are supported (because the shift, transmit, and receive registers are independent).</li> <li>Start/stop conditions are automatically generated in master mode.</li> <li>Automatic loading of the acknowledge bit during transmission.</li> <li>Bit synchronization and wait function are included. (In master mode, the state of the SCL signal is monitored per bit and the timing is synchronized automatically. If the transfer is not ready yet, the SCL signal is held low and the interface stands by.)</li> <li>Direct drive of pins SCL and SDA (N-channel open-drain output) is supported.</li> </ul> </li> <li>Clock synchronous serial mode Continuous transmission and reception are supported (because the shift, transmit, and receive registers are independent).</li> </ul>			
I/O pins	SCL (I/O): Serial clock I/O pin SDA (I/O): Serial data I/O pin			
Transfer clocks	<ul> <li>When the MST bit in the SICR1 register is 0 (slave mode) External clock (input from the SCL pin)</li> <li>When the MST bit in the SICR1 register is 1 (master mode) Internal clock selected by bits CKS0 to CKS3 in the SICR1 register and bits IICTCTWI and IICTCHALF in the IICCR register (output from the SCL pin)</li> </ul>			
Receive error detection	<ul> <li>Overrun error detection (clock synchronous serial mode) Indicates an overrun error has occurred during reception. When the last bit of the next data is received while the RDRF bit in the SISR register is 1 (data present in the SIRDR register), the ORER_AL bit in the SISR register is set to 1 (overrun error).</li> </ul>			
Interrupt sources	<ul> <li>I<sup>2</sup>C bus interface mode: 6 sources Transmit data empty (including when slave address matches), transmit end, receive data full (including when slave address matches), arbitration lost, NACK detection, and stop condition detection</li> <li>Clock synchronous serial mode: 4 sources Transmit data empty, transmit end, receive data full, and overrun error</li> </ul>			
Selectable functions	<ul> <li>I<sup>2</sup>C bus interface mode The output level of the acknowledge signal during reception can be selected.</li> <li>Clock synchronous serial mode MSB first or LSB first can be selected as the data transfer direction.</li> <li>SDA digital delay The digital delay value of the SDA pin can be selected by bits SDADLY0 and SDADLY1 in the IICCR register.</li> </ul>			







# Table 21.5 I<sup>2</sup>C bus Interface Pin Configuration

Pin Name	Function
SCL	Clock input/output
SDA	Data input/output






Figure 21.3 External Circuit Connection Example for Pins SCL and SDA



#### 21.2 Registers

The registers of the clock synchronous serial interface are multiplexed with the SSU and  $I^2C$  bus functions. Table 21.6 lists the Clock Synchronous Serial Interface Register Configuration.

-	•	•		
Register Name	Symbol	After Reset	Address	Access Size
I <sup>2</sup> C_0 Control Register	IICCR_0	00001110b	000E0h	8
SS_0 Bit Counter Register	SSBR_0	11111000b	000E1h	8
SI_0 Transmit Data Register	SITDR_0	FFh	000E2h	8 or 16 <sup>(1)</sup>
		FFh	000E3h	
SI_0 Receive Data Register	SIRDR_0	FFh	000E4h	8 or 16 <sup>(1)</sup>
		FFh	000E5h	
SI_0 Control Register 1	SICR1_0	00h	000E6h	8
SI_0 Control Register 2	SICR2_0	01111101b	000E7h	8
SI_0 Mode Register 1	SIMR1_0	00010000b	000E8h	8
SI_0 Interrupt Enable Register	SIER_0	00h	000E9h	8
SI_0 Status Register	SISR_0	00h	000EAh	8
SI_0 Mode Register 2	SIMR2_0	00h	000EBh	8

Notes:

1. Use 8-bit access when the I<sup>2</sup>C bus function is used and 16-bit access when the SSU function is used.

In standby mode, the values of bits SDAO and SCLO in the SICR2 register, bits BC0 to BC3 in the SIMR1 register, and the internal registers are initialized. The other bits in registers SICR2 and SIMR1 and the other registers are not initialized.

3. When performing a write access after standby mode, insert at least one NOP instruction.

4. Do not set to the standby state while the  $I^2C$  bus or SSU function is operating.

5. In the standby state, all registers cannot be written, but can be read.



# 21.2.1 I<sup>2</sup>C Control Register (IICCR)

Address	000E0h (IIC0	CR_0)						
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SDADLY1	SDADLY0	IICTCHALF	IICTCTWI	_		_	IICSEL
After Reset	0	0	0	0	1	1	1	0

Bit	Symbol	Bit Name	Function	R/W
b0	IICSEL	SSU/I <sup>2</sup> C bus switch bit <sup>(1)</sup>	0: SSU function	R/W
			1: I <sup>2</sup> C bus function	
b1	—	Nothing is assigned. The write value m	ust be 1. The read value is 1.	—
b2	—			
b3	—			
b4	IICTCTWI	I <sup>2</sup> C double transfer rate select bit <sup>(2, 3)</sup>	<ul> <li>0: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the SICR1 register</li> <li>1: Transfer rate is twice the value set with bits CKS0 to CKS3 in the SICR1 register</li> </ul>	R/W
b5	IICTCHALF	I <sup>2</sup> C half transfer rate select bit <sup>(2, 3)</sup>	<ul> <li>0: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the SICR1 register</li> <li>1: Transfer rate is half the value set with bits CKS0 to CKS3 in the SICR1 register</li> </ul>	R/W
b6	SDADLY0	SDA pin digital delay select bits (3, 4, 5)	b7 b6	R/W
b7	SDADLY1		<ul> <li>0 0: Digital delay of 3 × f1 cycles</li> <li>0 1: Digital delay of 11 × f1 cycles</li> <li>1 0: Digital delay of 19 × f1 cycles</li> <li>1 1: Do not set.</li> </ul>	R/W

Notes:

1. Initialize all the registers before switching between the I<sup>2</sup>C bus function and the SSU function.

2. Do not set both the IICTCTWI and IICTCHALF bits to 1 when the I<sup>2</sup>C bus function is used. Set both these bits to 0 when the SSU function is used.

3. Set this bit at the initial setting and do not rewrite it during operation.

4. Do not set a digital delay which is half the transfer rate or greater.

5. Enabled only when the I<sup>2</sup>C bus function is used. Disabled when the SSU function is used.



# 21.2.2 SS Bit Counter Register (SSBR)

Ado	dress 000	E1h (S	SBR_0)								
	Bit	b7	b6	b5	b4	Ł	53	b2	b1	b0	
Sy	mbol		—			В	S3	BS2	BS1	BS0	
After F	Reset	1	1	1	1		1	0	0	0	
Bit	Symbol			Bit Name					Functio	n	R/W
b0	BS0	SSU	data transf	er length s	et bits			<sup>b1 b0</sup> 0 0: 16 bi	to		R/W
b1	BS1	(1, 2)						0 0: 10 bits			R/W
b2	BS2						-	0 1:9 bits			R/W
b3	BS3						10	1 0: 10 bi	ts		R/W
							-	1 1: 11 bi			
								0 0: 12 bi			
								0 1:13 bi			
								1 0: 14 bi 1 1: 15 bi			
								r than the a		not set.	
b4	_	Noth	ing is assig	ned. The v	vrite value	must	be 1.	The read v	alue is 1.		
b5	—	1	-								
b6	—	1									
b7											

Notes:

1. Do not write to bits BS0 to BS3 during operation of the SSU function. Write to bits BS0 to BS3 when the RE\_STIE bit in the SIER register is 0 (data reception disabled) and the TE\_NAKIE bit is 0 (data transmission disabled).

2. The settings other than the determined values are invalid.


The setting of the SSBR register is valid when the SSU function is used. The setting of the SSBR register is invalid when the  $I^{2}C$  bus function is used.

## Bits BS0 to BS3 (SSU data transfer length set bits)

Lengths of 8 to 16 bits can be used as the SSU data transfer length.



### 21.2.3 SI Transmit Data Register (SITDR)




Bit	Function	R/W
b15 to b0	Store the transmit data. <sup>(1)</sup> When it is detected that the SISDR register is empty, the transmit data stored in this register is transferred to the SISDR register and transmission is started. If the next transmit data has been written to the SITDR register during the data transmission from the SISDR register, the data can be transmitted consecutively. When the MLS bit in the SIMR1 register is 1 (data transfer with LSB first), the data with inverted MSB and LSB is read after writing to the SITDR register.	R/W

Note:

1. A data transfer length of 9 bits or more (b8 to b15) is only used with the SSU function. When setting the SSU data transfer length to 9 bits or more using the SSBR register, access the SITDR register in 16-bit units.

When using 8-bit access, the transmit operation will not be started even if the higher byte (b15 to b8) is accessed. When the lower byte (b7 to b0) is accessed, TDRE is negated and the transmit operation starts.

#### 21.2.4 SI Receive Data Register (SIRDR)



Bit	Function	R/W
b15 to b0	Store the receive data. <sup>(1, 2, 3)</sup> When 1 byte of data has been received by the SISDR register, the receive data is transferred to the SIRDR register and the receive operation completes. At this time, the next receive operation is enabled. Continuous reception is possible using registers SISDR and SIRDR.	R

Notes:

- When the ORER\_AL bit in the SISR register is set to 1 (overrun error), the SIRDR register retains the data received before the overrun error occurred. The receive data (data in the SISDR register) when an overrun error occurs is discarded.
- A SSU data transfer length of 9 bits or more (b8 to b15) is only used with the SSU function. When setting the SSU data transfer length to 9 bits or more using the SSBR register, access the SIRDR register in 16-bit units. When the SIRDR register is accessed in 8-bit units, the RDRF bit in the SISR register is also set to 0 (no data in the SIRDR register).

3. Read the SIRDR register when the RDRF bit is 1 (data present in the SIRDR register).



# 21.2.5 SI Control Register 1 (SICR1)

In the SICR1 register, the bit functions differ between the SSU and  $I^2C$  bus functions.

### 21.2.5.1 SSU Function

Address	000E6h (S	SICR1_0)						
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ICE	RCVD	MST	TRS	CKS3	CKS2	CKS1	CKS0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CKS0	Transfer clock select bits (1)	b3 b2 b1 b0 0 0 0 0; f1/256	R/W
b1	CKS1		0 0 0 1: f1/128	R/W
b2	CKS2		0 0 1 0: f1/64	R/W
b3	CKS3		0 0 1 1: f1/32 0 1 0 0: f1/16 0 1 0 1: f1/8 0 1 1 0: f1/4 Other than the above: Do not set.	R/W
b4	TRS	Reserved	Set to 0.	R/W
b5	MST	Master/slave select bit <sup>(2, 3)</sup>	0: Slave mode 1: Master mode	R/W
b6	RCVD	Receive disable bit <sup>(4)</sup>	0: Next receive operation continues 1: Next receive operation disabled	R/W
b7	ICE	Reserved	Set to 0.	R/W

Notes:

1. In master mode, set these bits according to the required transfer rate. For details on the transfer rate, refer to **21.3.1.1 Transfer Clock**.

2. When the MST bit is 1 (master mode), the SSCK pin functions as the transfer clock output pin. When the CE\_ADZ bit in the SISR register is set to 1 (conflict error), the MST bit is set to 0 (slave mode).

3. In multimaster operation, use the MOV instruction to set the MST bit.

4. When the MST bit is 0 (slave mode), do not set the RCVD bit to 1.



Ado	dress 000	)E6h (S	SICR1_0)							
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Sy	mbol	ICE	RCVD	MST	TRS	CKS3	CKS2	CKS1	CKS0	
After F	Reset	0	0	0	0	0	0	0	0	
Bit	Symbol		Bit	Name				Function		R/W
b0	CKS0		sfer clock s	elect bits (	1)	b3 b2 b1 b0				R/W
b1	CKS1					0 0 0 0				R/W
b2	CKS2					0001				R/W
b3	CKS3					0010				R/W
							: f1/80			
						0101	: f1/100			
							: f1/112			
							: f1/128			
						1000				
						1001				
							: f1/96			
						-	: f1/128			
							: f1/160 : f1/200			
						-	: f1/200			
b4	TRS	Tran	smit/receive	select hit		0: Receiv				R/W
51	inte		4, 5, 6)	001000 010		1: Transm				10,00
b5	MST	Mas	ter/slave sel	ect bit (4, 5	5, 7)	0: Slave r	node			R/W
						1: Master	mode			
b6	RCVD	Rece	eive disable	bit <sup>(8)</sup>					l while TRS =	0, R/W
							eceive opera			
							eceive opera			
b7	ICE	I <sup>2</sup> C b	ous interface	e enable b	it ( <sup>9)</sup>		from SCL a			R/W
							o SCL and			
						1: Transfe	er with I <sup>2</sup> C b	ous function	n is enabled	

#### 21.2.5.2 I<sup>2</sup>C bus Function

Notes:


- In master mode, set these bits according to the required transfer rate. For details on the transfer rate, refer to Tables 21.9 and 21.10 Transfer Rate Examples. In slave mode, a transfer clock is used for maintaining the data setup time in transmit mode. For details on this function, refer to 21.4.2.5.1 Maintaining Data Setup Time during I<sup>2</sup>C Slave Transmit Operation.
- 2. Rewrite the TRS bit between transfer frames.
- 3. In slave receive mode, when the first 7 bits after the start condition match the slave address set in the SIMR2 register and the 8th bit is 1, the TRS bit is set to 1 (transmit mode).
- 4. If arbitration is lost in master mode of I<sup>2</sup>C bus interface mode, bits MST and TRS are set to 0 and slave receive mode is entered.
- 5. In multimaster operation, use the MOV instruction to set bits TRS and MST.
- 6. When the TRS bit is 1, do not set the RCVD bit to 1.
- 7. When an overrun error occurs in master receive mode of clock synchronous serial mode, the MST bit is set to 0 and slave receive mode is entered.
- 8. When the MST bit is 0 (slave mode), do not set the RCVD bit to 1.
- 9. When 0 is written to the ICE bit or 1 is written to the SIRST bit in the SICR2 register while the I<sup>2</sup>C bus function is operating, the values of the BBSY bit in the SICR2 register and the STOP bit in the SISR register may be undefined. Refer to 21.5 Notes on Clock Synchronous Serial Interface.



# 21.2.6 SI Control Register 2 (SICR2)

In the SICR2 register, the bit functions differ between the SSU and  $I^2C$  bus functions.

### 21.2.6.1 SSU Function



Bit	Symbol	Bit Name	Function	R/W
b0	—	Nothing is assigned. The write value	must be 1. The read value is 1.	—
b1	SIRST	Control block reset bit	When a hang-up occurs due to communication failure during operation, writing 1 initializes the control block without setting ports or initializing registers <sup>(1)</sup> .	R/W
b2		Nothing is assigned. The write value	must be 1. The read value is 1.	—
b3	SCLO	Reserved	Set to 1.	R
b4	SDAOP	SDAO write protect bit <sup>(2)</sup>	If 0 is written, the output level can be changed by the SDAO bit. Writing 1 has no effect. The read value is 1.	R/W
b5	SDAO	Serial data output value control bit <sup>(3)</sup>	The serial data output can be monitored by reading this bit: 0: Serial data output is low 1: Serial data output is high When written: <sup>(2, 4)</sup> 0: Data output is set to low 1: Data output is set to high	R/W
b6	SCP	Reserved	Set to 1.	R/W
b7	BBSY	Reserved	Set to 0.	R/W

Notes:

1. All SFRs except the shift register, bits SCLO and SDAO, and bits BC0 to BC3 in the SIMR1 register.

2. When writing to the SDAO bit, write 0 to the SDAOP bit and write 0 to the SDAO bit simultaneously using the MOV instruction.

3. Do not rewrite this bit in 4-wire bus communication mode.

4. For the data output after serial data transmission, the last bit value of the transmitted serial data is retained. If the content of the SDAO bit is rewritten before or after serial data transmission, the change is immediately reflected in the data output until transfer starts. Do not write to the SDAO bit during data transfer.



#### 21.2.6.2 I<sup>2</sup>C bus Function

Address	000E7h (S	SICR2_0)						
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BBSY	SCP	SDAO	SDAOP	SCLO	—	SIRST	_
After Reset	0	1	1	1	1	1	0	1

Bit	Symbol	Bit Name	Function	R/W
b0	—	Nothing is assigned. The write value	must be 1. The read value is 1.	—
b1	SIRST	Control block reset bit	When a hang-up occurs due to communication failure during operation, writing 1 initializes the control block without setting ports or resetting registers <sup>(1)</sup> .	R/W
b2	—	Nothing is assigned. The write value	must be 1. The read value is 1.	—
b3	SCLO	SCL monitor flag	0: SCL pin is set to low 1: SCL pin is set to high	R
b4	SDAOP	SDAO write protect bit <sup>(2)</sup>	When rewriting the SDAO bit, write 0 to this bit simultaneously. The read value is 1.	R/W
b5	SDAO	Serial data output value control bit	The serial data output can be monitored by reading this bit: 0: Serial data output is low 1: Serial data output is high When written: <sup>(2, 3)</sup> 0: Serial data output is set to low 1: Serial data output is set to high	R/W
b6	SCP	Start/stop condition generation disable bit <sup>(4)</sup>	When writing to the BBSY bit, write 0 to this bit simultaneously. The read value is 1. Writing 1 has no effect.	R/W
b7	BBSY	Bus busy bit <sup>(4, 5, 6)</sup>	<ul> <li>When read:</li> <li>0: Bus is released (SDA signal changes from low to high while SCL signal is held high)</li> <li>1: Bus is occupied (SDA signal changes from high to low while SCL signal is held high)</li> <li>When written:</li> <li>0: Stop condition generated</li> <li>1: Start condition generated</li> </ul>	R/W

Notes:

- 1. All SFRs except the shift register, bits SCLO and SDAO, and bits BC0 to BC3 in the SIMR1 register.
- 2. When rewriting the SDAO bit, write 0 to the SDAOP bit simultaneously using the MOV instruction.
- 3. For the data output after serial data transmission, the last bit value of the transmitted serial data is retained. If the content of the SDAO bit is rewritten before or after serial data transmission, the change is immediately reflected in the data output until transmission starts. Do not write to the SDAO bit during transfer operation.
- Enabled in master mode with the I<sup>2</sup>C bus function. When writing to the BBSY bit, write 0 to the SCP bit simultaneously using the MOV instruction. Execute the same way when a start condition is regenerated.
- 5. Disabled in clock synchronous serial mode.
- 6. When 0 is written to the ICE bit in the SICR1 register or 1 is written to the SIRST bit in the SICR2 register while the I<sup>2</sup>C bus function is operating, the values of the BBSY bit in the SICR2 register and the STOP bit in the SISR register may be undefined. Refer to 21.5 Notes on Clock Synchronous Serial Interface. To reset the control block in I<sup>2</sup>C bus interface mode, follow 21.4.8 Procedure for Resetting Control Block in I<sup>2</sup>C bus Interface Mode. This can be used to prevent the values of bits BBSY and STOP from becoming undefined. When the control block is reset in SSU bus interface mode and clock synchronous serial mode, set TE\_NAKIE and RE\_STIE after the control block is reset.

Even if a start condition is generated by writing 0 to the SDAO bit, the state does not change the transfer enabled state. Only generation of a start condition by writing 1 to the BBSY bit is enabled. Since the SCL signal is held low, no stop condition can be generated by writing 1 to the SDAO bit. Generate a

Since the SCL signal is held low, no stop condition can be generated by writing 1 to the SDAO bit. Generate a stop condition by writing 0 to the BBSY bit.

# 21.2.7 SI Mode Register 1 (SIMR1)

In the SIMR1 register, the bit functions differ between the SSU and  $I^2C$  bus functions.

### 21.2.7.1 SSU Function

Address (	Address 000E8h (SIMR1_0)										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	MLS	CPOS_WAIT	CPHS	_	BC3	BC2	BC1	BC0			
After Reset	0	0	0	1	0	0	0	0			

Bit	Symbol	Bit Name	Function	R/W
b0	BC0	Bit counter	b3 b2 b1 b0	R
b1	BC1	(1)	0 0 0 0: Remaining 16 bits	R
b2	BC2		0 0 0 1: Remaining 1 bit	R
	BC3	-	0 0 1 0: Remaining 2 bits	R
03	005		0 0 1 1: Remaining 3 bits 0 1 0 0: Remaining 4 bits	
			0 1 0 1: Remaining 5 bits	
			0 1 1 0: Remaining 6 bits	
			0 1 1 1: Remaining 7 bits	
			1 0 0 0: Remaining 8 bits	
			1 0 0 1: Remaining 9 bits	
			1 0 1 0: Remaining 10 bits	
			1 0 1 1: Remaining 11 bits	
			1 1 0 0: Remaining 12 bits	
			1 1 0 1: Remaining 13 bits	
			1 1 1 0: Remaining 14 bits	
			1 1 1 1: Remaining 15 bits	
b4		Nething is essimiled. The write value	6	
~ .		Nothing is assigned. The write value		
b5	CPHS	Transfer clock phase select bit <sup>(2)</sup>	0: Data change at odd edge	R/W
			(data download at even edge)	
			1: Data change at even edge	
			(data download at odd edge)	
b6	CPOS_WAIT	Clock select bit <sup>(2)</sup>	0: High when clock stops	R/W
			1: Low when clock stops	
b7	MLS	MSB first/LSB first select bit	0: Data transfer with MSB first	R/W
			1: Data transfer with LSB first	

Notes:

1. When the SSU function is used (the IICSEL bit in the IICCR register is 0 and the ICE bit in the SICR1 register is 0), writing has no effect.

2. For the settings of bits CPHS and CPOS\_WAIT, refer to 21.3.1.2 Association between Transfer Clock Polarity, Phase, and Data.

When the MS bit in the SIMR2 register is 0 (clock synchronous communication mode), set the CPHS bit to 0 and the CPOS\_WAIT bit to 0.

## Bits BC0 to BC3 (Bit counter)

The state of the shift register during transmission/reception can be read.



Ad	dress 000E8h								
	Bit b7		b5	b4	b3	b2	b1	b0	
-	mbol MLS		CPHS	_	BC3	BC2	BC1	BC0	
After I	Reset 0	0	0	1	1	0	0	0	
Bit	Symbol	В	it Name				Function		R/V
b0	BC0	Bit counters 0 t	o 2					: Number of	R/V
b1	BC1							Number of next	R/V
b2	BC2				transfer data bits) (1) <sup>b2 b1 b0</sup> 0 0 0: 9 bits (2) 0 0 1: 2 bits 0 1 0: 3 bits 0 1 0: 5 bits 1 0 0: 5 bits 1 0 1: 6 bits 1 1 0: 7 bits 1 1 1: 8 bits Clock synchronous serial mode (Read: Number of remaining transfer bits; Write: Always 000b) <sup>b2 b1 b0</sup> 0 0 0: 8 bits 0 0 1: 1 bit 0 1 0: 2 bits 0 1 1: 3 bits 1 0 0: 4 bits 1 0 1: 5 bits 1 1 0: 6 bits 1 1 0: 6 bits 1 1 1: 7 bits				
b3	BC3	Bit counter 3				•		2, write 0 to this ad value is 1.	R/V
b4	—	Nothing is assig	gned. The v	write valu	e must be 1	. The read	value is 1.		
b5	CPHS	Reserved			Set to 0.				R/V
b6	CPOS_WAIT	IT Wait insertion b	<ul> <li>Wait insertion bit <sup>(4)</sup></li> <li>0: No wait states (Data and the acknowledge biare transferred consecutively)</li> <li>1: Wait states (After the clock of the last data bia falls, a low-level period is extended for two transfer clocks)</li> </ul>					ly) of the last data bit	R/V
b7	MLS	MSB first/LSB f	irst select l	oit		ransfer with ransfer with	n MSB first n LSB first	(5)	R/V

#### 21.2.7.2 I<sup>2</sup>C bus Function

Notes:

- 1. When writing to bits BC0 to BC2, write 0 to the BC3 bit simultaneously using the MOV instruction. The write value of bits BC0 to BC2 when 1 is written is invalid.
- 2. After data including the acknowledge bit is transferred, bits BC2 to BC0 are automatically set to 000b. When a start condition is detected, these bits are automatically set to 000b.
- 3. Do not rewrite this bit in clock synchronous serial mode.
- 4. The setting value is valid in master mode of I<sup>2</sup>C bus interface mode. The value is invalid in slave mode of I<sup>2</sup>C bus interface mode and in clock synchronous serial mode.
- 5. Set to 0 in  $I^2C$  bus interface mode.

# 21.2.8 SI Interrupt Enable Register (SIER)

In the SIER register, the bit functions differ between the SSU and  $I^2C$  bus functions.

## 21.2.8.1 SSU Function

Address (	Address 000E9h (SIER_0)											
Bit	b7	b6	b5	b4	b3	b2	b1	b0				
Symbol	TIE	TEIE	RIE	TE_NAKIE	RE_STIE	ACKE	ACKBR	CEIE_ACKBT				
After Reset	0	0	0	0	0	0	0	0				

Bit	Symbol	Bit Name	Function	R/W
b0	CEIE_ACKBT	Conflict error interrupt enable bit	0: Conflict error interrupt request disabled 1: Conflict error interrupt request enabled	R/W
b1	ACKBR	Reserved	The read value is 0.	R
b2	ACKE	Reserved	Set to 0.	R/W
b3	RE_STIE	Reception enable bit <sup>(1)</sup>	0: Reception disabled 1: Reception enabled	R/W
b4	TE_NAKIE	Transmission enable bit	0: Transmission disabled 1: Transmission enabled	R/W
b5	RIE	Receive interrupt enable bit	<ul><li>0: Receive data full and overrun error interrupt requests disabled</li><li>1: Receive data full and overrun error interrupt requests enabled</li></ul>	R/W
b6	TEIE	Transmit end interrupt enable bit	0: Transmit end interrupt request disabled 1: Transmit end interrupt request enabled	R/W
b7	TIE	Transmit interrupt enable bit	<ul><li>0: Transmit data empty interrupt request disabled</li><li>1: Transmit data empty interrupt request enabled</li></ul>	R/W

Note:

1. In 4-wire bus (multidirectional) communication mode, do not set both the TE\_NAKIE and RE\_STIE bits to 1. If these bits are set to 1, the RE\_STIE is set to 0.



# 21.2.8.2 I<sup>2</sup>C bus Function

Address (	Address 000E9h (SIER_0)											
Bit	b7	b6	b5	b4	b3	b2	b1	b0				
Symbol	TIE	TEIE	RIE	TE_NAKIE	RE_STIE	ACKE	ACKBR	CEIE_ACKBT				
After Reset	0	0	0	0	0	0	0	0				

Bit	Symbol	Bit Name	Function	R/W
b0	CEIE_ACKBT	Transmit acknowledge select bit	<ul><li>0: In receive mode, 0 is transmitted as the acknowledge bit</li><li>1: In receive mode, 1 is transmitted as the acknowledge bit</li></ul>	R/W
b1	ACKBR	Receive acknowledge bit	<ul><li>0: In transmit mode, the acknowledge bit received from the receive device is 0</li><li>1: In transmit mode, the acknowledge bit received from the receive device is 1</li></ul>	R
b2	ACKE	Acknowledge bit detection select bit	<ul> <li>0: Content of the receive acknowledge bit is ignored and continuous transfer is performed</li> <li>1: When the receive acknowledge bit is 1, transfer is halted</li> </ul>	R/W
b3	RE_STIE	Stop condition detection interrupt enable bit	<ul> <li>0: Stop condition detection interrupt request disabled</li> <li>1: Stop condition detection interrupt request enabled <sup>(1)</sup></li> </ul>	R/W
b4	TE_NAKIE	NACK receive interrupt enable bit	<ul> <li>0: NACK receive interrupt request and arbitration lost/overrun error interrupt request disabled</li> <li>1: NACK receive interrupt request and arbitration lost/overrun error interrupt request enabled <sup>(2)</sup></li> </ul>	R/W
b5	RIE	Receive interrupt enable bit <sup>(3)</sup>	0: Receive data full interrupt request disabled 1: Receive data full interrupt request enabled	R/W
b6	TEIE	Transmit end interrupt enable bit	0: Transmit end interrupt request disabled 1: Transmit end interrupt request enabled	R/W
b7	TIE	Transmit interrupt enable bit	<ul><li>0: Transmit data empty interrupt request disabled</li><li>1: Transmit data empty interrupt request enabled</li></ul>	R/W

Notes:

1. When the STOP bit in the SISR register is 0, set the RE\_STIE bit to 1 (stop condition detection interrupt request enabled).

2. Enabling the overrun error interrupt request with the TE\_NAKIE bit is valid in clock synchronous serial mode.

3. Enabling the overrun error interrupt request with the RIE bit is invalid in I<sup>2</sup>C bus interface mode.

# 21.2.9 SI Status Register (SISR)

In the SISR register, the bit functions differ between the SSU and  $I^2C$  bus functions.

### 21.2.9.1 SSU Function

Address	Address 000EAh (SISR_0)										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	TDRE	TEND	RDRF	NACKF	STOP	ORER_AL	AAS	CE_ADZ			
After Reset	0	0	0	0	0	0	0	0			

Bit	Symbol	Bit Name	Function	R/W
b0	CE_ADZ	Conflict error flag <sup>(1)</sup>	0: No conflict error 1: Conflict error <sup>(2)</sup>	R/W
b1	AAS	Reserved	Set to 0.	R/W
b2	ORER_AL	Overrun error flag <sup>(1)</sup>	0: No overrun error 1: Overrun error <sup>(3)</sup>	R/W
b3	STOP	Reserved	Set to 0.	R/W
b4	NACKF			R/W
b5	RDRF	Receive data register full flag <sup>(1, 4)</sup>	0: No data in the SIRDR register 1: Data present in the SIRDR register	R/W
b6	TEND	Transmit end flag <sup>(1, 5)</sup>	<ul> <li>0: The TDRE bit is 0 when the last bit of transmit data is transmitted</li> <li>1: The TDRE bit is 1 when the last bit of transmit data is transmitted</li> </ul>	R/W
b7	TDRE	Transmit data empty flag <sup>(1, 5, 6)</sup>	<ul><li>0: Data is not transferred from registers SITDR to SISDR</li><li>1: Data is transferred from registers SITDR to SISDR</li></ul>	R/W

Notes:

- 1. Writing 1 to bits CE\_ADZ, ORER\_AL, RDRF, TEND, and TDRE has no effect. To set any of these bits to 0, write 0 after reading it as 1.
- 2. When starting a serial communication while the MS bit in the SIMR2 register is 1 (4-wire bus communication mode) and the MST bit in the SICR1 register is 1 (master mode), the CE\_ADZ bit is set to 1 if the SCS pin input is low. Refer to 21.3.3.4 SCS Pin Control and Arbitration.

When the SCS pin input changes from low to high during transfer while the MS bit in the SIMR2 register is 1 (4wire bus communication mode) and the MST bit in the SICR1 register is 0 (slave mode), the CE\_ADZ bit is set to 1.

3. Indicates an overrun error has occurred during reception and reception is terminated in error. If the next serial data receive operation is completed while the RDRF bit is 1 (data present in the SIRDR register), the ORER\_AL bit is set to 1.

After the ORER\_AL bit is set to 1 (overrun error), no reception can be performed while the RDRF bit is 1. Also, no transmission can be performed while the MST bit is 1 (master mode).

- 4. The RDRF bit is set to 0 when data is read from the SIRDR register. Do not clear this bit by writing 0 when not in I<sup>2</sup>C bus interface mode or when not clearing the RDRF bit after DTC access.
- 5. Bits TEND and TDRE are set to 0 when data is written to the SITDR register.
- 6. When the SSU function is used, the TDRE bit is set to 1 when the TE\_NAKIE bit in the SIER register is set to 1 (transmission enabled).



### 21.2.9.2 I<sup>2</sup>C bus Function

Address	Address 000EAh (SISR_0)										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	TDRE	TEND	RDRF	NACKF	STOP	ORER_AL	AAS	CE_ADZ			
After Reset	0	0	0	0	0	0	0	0			

Bit	Symbol	Bit Name	Function	R/W
b0	CE_ADZ	General call address recognition flag <sup>(1, 2)</sup>	This flag is set to 1 when a general call address is detected.	R/W
b1	AAS	Slave address recognition flag <sup>(1)</sup>	This flag is set to 1 when the first frame immediately after the start condition matches bits SVA0 to SVA6 in the SIMR2 register in slave receive mode (slave address detection, general call address detection).	R/W
b2	ORER_AL	Arbitration lost flag/overrun error flag <sup>(1)</sup>	<ul> <li>In I<sup>2</sup>C bus interface mode, this flag indicates that arbitration is lost in master mode. This flag is set to 1 when: <sup>(3)</sup></li> <li>The internal SDA signal and SDA pin level do not match at the rising edge of the SCL signal in master transmit mode</li> <li>The SDA pin is held high at start condition detection in master transmit/receive mode</li> <li>In clock synchronous serial mode, this bit indicates that an overrun error has occurred. This flag is set to 1 when:</li> <li>The last bit of the next data is received while the RDRF bit is set to 1.</li> </ul>	R/W
b3	STOP	Stop condition detection flag <sup>(1)</sup>	This flag is set to 1 when a stop condition is detected after the frame is transferred.	R/W
b4	NACKF	No acknowledge detection flag <sup>(1, 4)</sup>	This flag is set to 1 when no ACKnowledge is detected from the receive device after transmission.	R/W
b5	RDRF	Receive data register full flag <sup>(1, 5)</sup>	This flag is set to 1 when receive data is transferred from registers SISDR to SIRDR.	R/W
b6	TEND	Transmit end flag <sup>(1, 6)</sup>	In I <sup>2</sup> C bus interface mode, this flag is set to 1 at the rising edge of the 9th clock cycle of the SCL signal while the TDRE bit is 1. In clock synchronous mode, this flag is set to 1 when the last bit of the transmit frame is transmitted.	R/W
b7	TDRE	Transmit data empty flag <sup>(1, 6)</sup>	<ul> <li>This flag is set to 1 when:</li> <li>Data is transferred from registers SITDR to SISDR and the SITDR register becomes empty.</li> <li>The TRS bit in the SICR1 register is set to 1 (transmit mode)</li> <li>A start condition is generated (including retransmission)</li> <li>Slave receive mode is changed to slave transmit mode</li> </ul>	R/W

Notes:

1. Writing 1 to these bits has no effect. Each of these bits is set to 0 by writing 0 after reading it as 1.

2. Enabled in slave receive mode of I<sup>2</sup>C bus interface mode.

- 3. When two or more master devices attempt to occupy the bus at nearly the same time, if the I<sup>2</sup>C bus interface monitors the SDA pin and the data which the I<sup>2</sup>C bus interface transmits is different, the ORER\_AL bit is set to 1 indicating the bus is occupied by another master.
- 4. The NACKF bit is enabled when the ACKE bit in the SIER register is 1 (when the receive acknowledge bit is 1, transfer is halted).
- 5. The RDRF bit is set to 0 when data is read from the SIRDR register. Do not clear this bit by writing 0 when not in I<sup>2</sup>C bus interface mode or when not clearing the RDRF bit after DTC access.

6. Bits TEND and TDRE are set to 0 when data is written to the SITDR register.



## 21.2.10 SI Mode Register 2 (SIMR2)

In the SIMR2 register, the bit functions differ between the SSU and I<sup>2</sup>C bus functions.

## 21.2.10.1 SSU Function

Address	Address 000EBh (SIMR2_0)									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol	BIDE	SCKS	CSS1	CSS0	SCKOS	SOOS	CSOS	MS		
After Reset	0	0	0	0	0	0	0	0		

Bit	Symbol	Bit Name	Function	R/W
b0	MS	Mode select bit <sup>(1)</sup>	0: Clock synchronous communication mode 1: 4-wire bus communication mode	R/W
b1	CSOS	SCS pin open-drain output select bit (2, 3, 4, 5)	0: CMOS output 1: N-channel open-drain output	R/W
b2	SOOS	Serial data open-drain output select bit (1, 4)	0: CMOS output <sup>(6)</sup> 1: N-channel open-drain output	R/W
b3	SCKOS	SSCK pin open-drain output select bit (4, 7)	0: CMOS output 1: N-channel open-drain output	R/W
b4	CSS0	SCS pin select bits <sup>(5, 8)</sup>	b5 b4	R/W
b5	CSS1		<ul> <li>0 0: Functions as a port</li> <li>0 1: Functions as the SCS input pin</li> <li>1 0: Functions as the SCS output pin <sup>(9)</sup></li> <li>1 1: Functions as the SCS output pin <sup>(9)</sup></li> </ul>	R/W
b6	SCKS	SSCK pin select bit <sup>(7)</sup>	0: Functions as a port 1: Functions as the serial clock pin	R/W
b7	BIDE	Bidirectional mode enable bit <sup>(1, 10)</sup>	<ul><li>0: Standard mode (communication using two pins for data input and data output)</li><li>1: Bidirectional mode (communication using one pin for data input and data output)</li></ul>	R/W

Notes:

- 1. Refer to 21.3.1.3 Association between Data I/O Pins and SS Shift Register for information on combinations of data I/O pins.
- 2. When using 4-wire bus communication mode, always use the  $\overline{\text{SCS}}$  pin as N-channel open-drain output.
- 3. When the SCS pin is used as CMOS output, a conflict error may occur when SCS output is enabled. After the error flag is cleared, set to master mode again to continue communication.
- 4. Set bits CSOS, SOOS, and SCKOS to 0 (CMOS output) when this module is not used.
- 5. Do not set bits CSOS, CSS0, and CSS1 simultaneously. When the SCS pin is selected, first set the CSOS bit and then set bits CSS1 and CSS0 to 01b, 10b, or 11b. When the SCS pin is not selected, first set bits CSS1 and CSS0 to 00b and then set the CSOS bit.
- 6. When the SOOS bit is 0, set the port direction register bits corresponding to pins SSI and SSO to 0 (input mode).
- Do not set bits SCKOS and SCKS simultaneously. When the SSCK pin is selected, set the SCKOS bit before setting the SCKS bit to 1 (functions as the serial clock pin). When the SSCK pin is not selected, set the SCKS bit to 0 (function as a port) before setting the SCKOS bit.
- 8. When the MS bit is 0 (clock synchronous communication mode), the SCS pin functions as a port regardless of the content of bits CSS0 and CSS1.
- 9. This bit functions as the  $\overline{SCS}$  input pin before transfer starts.
- 10. The BIDE bit is disabled when the MS bit is 0 (clock synchronous communication mode).



# 21.2.10.2 I<sup>2</sup>C bus Function

Address	Address 000EBh (SIMR2_0)							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	MS
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W	
b0	MS	Mode select bit	0: I <sup>2</sup> C bus interface mode 1: Clock synchronous serial mode	R/W	
b1	SVA0	Slave addresses <sup>(1)</sup>	Set an address different from that of the other	R/W	
b2	SVA1		slave devices connected to the I <sup>2</sup> C bus.	R/W	
b3	SVA2		When the higher 7 bits of the first frame	R/W	
b4	SVA3		transmitted after the start condition match bits SVA0 to SVA6 in slave mode of I <sup>2</sup> C bus interface mode, the MCU operates as a slave device.	R/W	
b5	SVA4			R/W	
b6	SVA5		mode, the mod operates as a slave device.		
b7	SVA6			R/W	

Note:

1. Do not set 1111XXXb and 0000XXXb as slave addresses.



# 21.3 Synchronous Serial Communication Unit (SSU) Operation

#### 21.3.1 Items Common to Clock Synchronous Communication Mode and 4-Wire Bus Communication Mode

## 21.3.1.1 Transfer Clock

The transfer clock can be selected from among seven internal clocks ( $f_{1/256}$ ,  $f_{1/128}$ ,  $f_{1/64}$ ,  $f_{1/32}$ ,  $f_{1/16}$ ,  $f_{1/8}$ , and  $f_{1/4}$ ) and an external clock.

To use the synchronous serial communication unit, set the SCKS bit in the SIMR2 register to 1 and then select the SSCK pin as the serial clock pin.

When the MST bit in the SICR1 register is 1 (master mode), an internal clock is selected and the SSCK pin functions as output. When transfer is started, the SSCK pin outputs a clock of the transfer rate selected by bits CKS0 to CKS2 in the SICR1 register.


When the MST bit is 0 (slave mode), an external clock is selected and the SSCK pin functions as input.

## 21.3.1.2 Association between Transfer Clock Polarity, Phase, and Data

The association between the transfer clock polarity, phase and, data changes according to the combinations of the MS bit in the SIMR2 register and bits CPHS and CPOS\_WAIT in the SIMR1 register. Figure 21.4 shows the Association between Transfer Clock Polarity, Phase, and Transfer Data.

Also, MSB-first transfer or LSB-first transfer can be selected by setting the MLS bit in the SIMR1 register. When the MLS bit is 1, transfer is started from the LSB and proceeds to the MSB. When the MLS bit is 0, transfer is started from the MSB and proceeds to the LSB.





Association between Transfer Clock Polarity, Phase, and Transfer Data Figure 21.4



# 21.3.1.3 Association between Data I/O Pins and SS Shift Register

The connection between the data I/O pins and the SISDR register changes according to the combinations of the MST bit in the SICR1 register and the MS bit in the SIMR2 register. The connection also changes according to the BIDE bit in the SIMR2 register. Figure 21.5 shows the Association between Data I/O Pins and SISDR Register.




Figure 21.5 Association between Data I/O Pins and SISDR Register

#### 21.3.1.4 Interrupt Requests

The synchronous serial communication unit has five interrupt requests: transmit data empty, transmit end, receive data full, overrun error, and conflict error. Because these interrupt requests are assigned to the synchronous serial communication unit interrupt vector table, interrupt sources must be determined using the flags. Table 21.7 lists the Interrupt Requests of Synchronous Serial Communication Unit.

Table 21.7	Interrupt Requests of Synchronous Serial Communication Unit
------------	---

Interrupt Request	Abbreviation	Generation Condition
Transmit data empty	TXI	TIE = 1 and TDRE = 1
Transmit end	TEI	TEIE = 1 and TEND = 1
Receive data full	RXI	RIE = 1 and RDRF = 1
Overrun error	OEI	RIE = 1 and ORER_AL = 1
Conflict error	CEI	CEIE_ACKBT = 1 and CE_ADZ = 1 <sup>(1)</sup>

CEIE\_ACKBT, RIE, TEIE, TIE: Bits in SIER register

CE\_ADZ, ORER\_AL, RDRF, TEND, TDRE: Bits in SISR register

Note:

1. Not generated in clock synchronous communication mode.

If the generation conditions in Table 21.7 are met, a synchronous serial communication unit interrupt request is generated. Set each interrupt source to 0 in the synchronous serial communication unit interrupt routine.



Note that bits TDRE and TEND in the SISR register are automatically set to 0 by writing transmit data to the SITDR register and the RDRF bit in the SISR register is automatically set to 0 by reading the SIRDR register. In particular, the TDRE bit is set back to 1 (data is transferred from registers SITDR to SISDR) at the same time transmit data is written to the SITDR register. If the TDRE bit is set to 0 (data is not transferred from registers SITDR to SISDR) by any method other than the above (register access by software), an additional 1 byte of transferred data may be transmitted.

# 21.3.1.5 Communication Modes and Pin Functions

The synchronous serial communication unit changes the functions of the I/O pins in each communication mode according to the settings of the MST bit in the SICR1 register and bits RE\_STIE and TE\_NAKIE in the SIER register. Table 21.8 lists the Association between Communication Modes and I/O Pins.

Communication			Bit Setting				Pin State	
Mode	MS	BIDE	MST	TE_NAKIE	RE_STIE	SSI	SSO	SSCK
Clock synchronous	0	Disabled	0	0	1	Input	—	Input
communication				1	0	—	Output	Input
mode					1	Input	Output	Input
			1	0	1	Input		Output
				1	0	—	Output	Output
					1	Input	Output	Output
4-wire bus	1	0	0	0	1		Input	Input
communication				1	0	Output	_	Input
mode					1	Output	Input	Input
			1	0	1	Input		Output
				1	0		Output	Output
					1	Input	Output	Output
4-wire bus	1	1	0	0	1	_	Input	Input
(bidirectional) communication				1	0	—	Output	Input
			1	0	1	—	Input	Output
mode <sup>(1)</sup>				1	0	_	Output	Output

 Table 21.8
 Association between Communication Modes and I/O Pins

-: Used as a programmable I/O port. MS, BIDE: Bits in SIMR2 register MST: Bit in SICR1 register TE\_NAKIE, RE\_STIE: Bits in SIER register Note:

1. Do not set both the TE\_NAKIE and RE\_STIE bits to 1 in 4-wire bus (bidirectional) communication mode.




# 21.3.2 Clock Synchronous Communication Mode

#### 21.3.2.1 Initialization in Clock Synchronous Communication Mode

Figure 21.6 shows the Initialization in Clock Synchronous Communication Mode. Before data transmission or reception, set the TE\_NAKIE bit in the SIER register to 0 (transmission disabled) and the RE\_ STIE bit to 0 (reception disabled) for initialization.

To change the communication mode (select clock synchronous communication mode by the mode select MS bit in the SIMR2 register) or the communication format, set the TE\_NAKIE bit to 0 and the RE\_STIE bit to 0 before making the change.

Even if the RE\_STIE bit is set to 0, the contents of bits RDRF and ORER\_AL in the SISR register and the SIRDR register are retained.





# 21.3.2.2 Data Transmission

Figure 21.7 shows an Operation Example during Data Transmission (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer Length). During data transmission, the synchronous serial communication unit operates as described below. (The data transfer length can be set from 8 to 16 bits using the SSBR register.)

When the MCU is set as the master device, it outputs a synchronous clock and data. When the MCU is set as a slave device, it outputs data synchronized with the input clock.

When the TE\_NAKIE bit in the SIER register is set to 1 (transmission enabled) before writing the transmit data to the SITDR register, the TDRE bit in the SISR register is automatically set to 0 (data is not transferred from registers SITDR to SISDR) and the data is transferred from registers SITDR to SISDR. Then, the TDRE bit is set to 1 (data is transferred from registers SITDR to SISDR) and transmission is started. If the TIE bit in the SIER register is 1 at this time, a TXI interrupt request is generated.

When one frame of data is transferred while the TDRE bit is 0, data is transferred from registers SITDR to SISDR and the next frame transmission is started. If the 8th bit is transmitted while the TDRE bit is 1, the TEND bit in the SISR register is set to 1 (the TDRE bit is 1 when the last bit of transmit data is transmitted) and the state is retained. If the TEIE bit in the SIER register is 1 (transmit end interrupt request enabled) at this time, a TEI interrupt request is generated. The SSCK pin is held high after transmission is completed.

Transmission cannot be performed while the ORER\_AL bit in the SISR register is 1 (overrun error). Confirm that the ORER\_AL bit is 0 before transmission.

Figure 21.8 shows a Sample Flowchart for Data Transmission (Clock Synchronous Communication Mode).





Figure 21.7 Operation Example during Data Transmission (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer Length)







# 21.3.2.3 Data Reception

Figure 21.9 shows an Operation Example during Data Reception (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer Length). During data reception, the synchronous serial communication unit operates as described below. (The data transfer length can be set from 8 to 16 bits using the SSBR register.)

When the MCU is set as the master device, it outputs a synchronous clock and inputs data. When the MCU is set as a slave device, it inputs data synchronized with the input clock.

When the MCU is set as the master device, it outputs a receive clock and reception is started by performing a dummy read of the SIRDR register.

After 8 bits of data are received, the RDRF bit in the SISR register is set to 1 (data present in the SIRDR register) and receive data is stored in the SIRDR register. If the RIE bit in the SIER register is 1 (RXI and OEI interrupt requests enabled) at this time, an RXI interrupt request is generated. When the SIRDR register is read, the RDRF bit is automatically set to 0 (no data in the SIRDR register).

When the MCU is set as the master device and reception completes, set the RCVD bit in the SICR1 register to 1 (receive operation is completed after 1 byte of data is received) before reading the [last frame - 1] of the receive data. With this setting, the synchronous serial communication unit outputs a receive clock for the [last frame] and then stops. After that, set the RE\_STIE bit in the SIER register to 0 (reception disabled) and the RCVD bit to 0 (receive operation continues after the 1 byte of data is received), and then read the last received data from the SIRDR register. If the SIRDR register is read while the RE\_STIE bit is 1 (reception enabled), the receive clock is output again.

When the 8th clock rises while the RDRF bit is 1, the ORER\_AL bit in the SISR register is set to 1 (overrun error: OEI) and the operation is stopped. While the ORER\_AL bit is 1, reception cannot be performed. Confirm that the ORER\_AL bit is 0 before restarting reception. If an overrun error occurs, the data received in the frame where the error has occurred is discarded.

Figure 21.10 shows a Sample Flowchart for Data Reception (MST = 1) (Clock Synchronous Communication Mode).




Figure 21.9 Operation Example during Data Reception (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer Length)






Figure 21.10 Sample Flowchart for Data Reception (MST = 1) (Clock Synchronous Communication Mode)



# 21.3.2.4 Data Transmission/Reception

Figure 21.11 shows an Operation Example during Data Transmission/Reception (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer Length).

Data transmission/reception is an operation combining data transmission and reception, which were described earlier.

Transmission/reception is started by writing data to the SITDR register. While the TDRE bit in the SISR register is 1 (data is transferred from registers SITDR to SISDR), if the last transfer clock (the data transfer length can be set from 8 to 16 bits using the SSBR register) rises or the ORER\_AL bit in the SISR register is set to 1 (overrun error), the transmit/receive operation is stopped.

When switching from transmit mode (TE\_NAKIE = 1) or receive mode (RE\_STIE = 1) to transmit/receive mode (TE\_NAKIE = RE\_STIE = 1), set the TE\_NAKIE bit in the SIER register to 0 and RE\_STIE bit to 0 once before making the change. After confirming that the TEND bit in the SISR register is 0 (the TDRE bit is 0 when the last bit of transmit data is transmitted), the RDRF bit in the SISR register is 0 (no data in the SIRDR register), and the ORER\_AL bit in the SISR register is 0 (no overrun error), set bits TE\_NAKIE and RE\_STIE to 1.

Figure 21.12 shows a Sample Flowchart for Data Transmission/Reception (Clock Synchronous Communication Mode).

When cancelling transmit/receive mode after this mode is used (TE\_NAKIE =  $RE_STIE = 1$ ), a clock may be output if transmit/receive mode is cancelled after reading the SIRDR register. To avoid any clock outputs, use either of the following procedures:

• Set the RE\_STIE bit to 0 and then set the TE\_NAKIE bit to 0.

• Set bits TE\_NAKIE and RE\_STIE to 0 at the same time.

When switching to receive mode (TE\_NAKIE = 0 and RE\_STIE = 1) after that, write 1 to the SIRST bit and then set this bit to 0 to initialize the SSU control block and the SISDR register before setting the RE\_STIE bit to 1.







Figure 21.11 Operation Example during Data Transmission/Reception (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer Length)





Communication Mode)

RENESAS

# 21.3.3 4-Wire Bus Communication Mode

In 4-wire bus communication mode, a 4-wire bus consisting of a clock line, a data input line, a data output line, and a chip select line is used for communication. This mode includes a bidirectional mode in which the data input line and data output line use a single pin.

The data input line and output line change according to the settings of the MST bit in the SICR1 register and the BIDE bit in the SIMR2 register. For details, refer to **21.3.1.3** Association between Data I/O Pins and SS Shift Register. In this mode, the association between clock polarity, phase, and data are set using bits CPOS\_WAIT and CPHS in the SIMR1 register. For details, refer to **21.3.1.2** Association between Transfer Clock Polarity, Phase, and Data.

The chip select line controls output for the master device, and it controls input for the slave device. For the master device, the chip select line controls output of the  $\overline{SCS}$  pin or controls output of an I/O port when the CSS1 bit in the SIMR2 register is set to 1. For the slave device, the chip select line sets the  $\overline{SCS}$  pin to function as an input pin when bits CSS1 and CSS0 in the SIMR2 register are set to 01b.

In 4-wire bus communication mode, the MLS bit in the SIMR1 register is set to 0 and communication is performed MSB first.




#### Initialization in 4-Wire Bus Communication Mode 21.3.3.1

Figure 21.13 shows the Initialization in 4-Wire Bus Communication Mode. Before data transmission/reception, set the TE NAKIE bit in the SIER register to 0 (transmission disabled) and the RE STIE bit to 0 (reception disabled) for initialization.

To change the communication mode or the communication format, set the TE\_NAKIE bit to 0 and the RE\_STIE bit to 0 before making the change.

Even if the RE\_STIE bit is set to 0, the contents of bits RDRF and ORER\_AL and the SIRDR register are retained.

After slave receive operation, SCS may be asserted when the mode is switched to master mode even though no transfer start condition is written.







# 21.3.3.2 Data Transmission

Figure 21.14 shows an Operation Example during Data Transmission (4-Wire Bus Communication Mode, 8-Bit SSU Data Transfer Length). During data transmission, the synchronous serial communication unit operates as described below. (The data transfer length can be set from 8 to 16 bits using the SSBR register.)

When the MCU is set as the master device, it outputs a synchronous clock and data. When the MCU is set as a slave device, it outputs data synchronized with the input clock while the SCS pin input is held low.

When the transmit data is written to the SITDR register after setting the TE\_NAKIE bit in the SISR register to 1 (transmission enabled), the TDRE bit in the SISR register is automatically set to 0 (data is not transferred from registers SITDR to SISDR) and the data is transferred from registers SITDR to SISDR. After that, the TDRE bit is set to 1 (data is transferred from registers SITDR to SISDR) and transmission is started. If the TIE bit in the SIER register is 1 at this time, a TXI interrupt request is generated.


After one frame of data is transferred while the TDRE bit is 0, the data is transferred from registers SITDR to SISDR and the next frame transmission is started. If the 8th bit is transmitted while the TDRE bit is 1, the TEND bit in the SISR register is set to 1 (the TDRE bit is 1 when the last bit of transmit data is transmitted) and the state is retained. If the TEIE bit in the SIER register is 1 (transmit end interrupt request enabled) at this time, a TEI interrupt request is generated. After transmission is completed, the SSCK pin is held high and the  $\overline{SCS}$  pin is set to high. To perform transmission continuously while the  $\overline{SCS}$  pin is held low, write the next transmit data to the SITDR register before transmitting the 8th bit.

Transmission cannot be performed while the ORER\_AL bit in the SISR register is 1 (overrun error). Confirm that the ORER\_AL bit is 0 before transmission.

In contrast to clock synchronous communication mode, the SSO pin becomes high-impedance while the  $\overline{SCS}$  pin is in a high-impedance state in master device operation, and the SSI pin becomes high-impedance while the  $\overline{SCS}$  pin input is held high in slave device operation.

The sample flowchart is the same as that for clock synchronous communication mode (refer to **Figure 21.8 Sample Flowchart for Data Transmission (Clock Synchronous Communication Mode)**).





8-Bit SSU Data Transfer Length)



# 21.3.3.3 Data Reception

Figure 21.15 shows an Operation Example during Data Reception (4-Wire Bus Communication Mode, 8-Bit SSU Data Transfer Length). During data reception, the synchronous serial communication unit operates as described below. (The data transfer length can be set from 8 to 16 bits using the SSBR register.)

When the MCU is set as the master device, it outputs a synchronous clock and inputs data. When the MCU is set as a slave device, it outputs data synchronized with the input clock while the SCS pin input is held low.

When the MCU is set as the master device, it outputs a receive clock and reception is started by performing a dummy read of the SIRDR register.

After 8 bits of data are received, the RDRF bit in the SISR register is set to 1 (data present in the SIRDR register) and receive data is stored in the SIRDR register. If the RIE bit in the SIER register is 1 (RXI and OEI interrupt requests enabled) at this time, an RXI interrupt request is generated. When the SIRDR register is read, the RDRF bit is automatically set to 0 (no data in the SIRDR register).

When the MCU is set as the master device and reception completes, set the RCVD bit in the SICR1 register to 1 (receive operation is completed after 1 byte of data is received) before reading the [last frame - 1] of the receive data. With this setting, the synchronous serial communication unit outputs a receive clock for the [last frame] and then stops. After that, set the RE\_STIE bit in the SIER register to 0 (reception disabled) and the RCVD bit to 0 (receive operation continues after 1-byte data is received), and then read the receive data. When the SIRDR register is read while the RE\_STIE bit in the SIER register is set to 1 (reception enabled), the receive clock is output again.

When the 8th clock rises while the RDRF bit is 1, the ORER\_AL bit in the SISR register is set to 1 (overrun error: OEI) and the operation is stopped. When the ORER\_AL bit is 1, reception cannot be performed. Confirm that the ORER\_AL bit is 0 before restarting reception.

The timing at which bits RDRF and ORER\_AL are set to 1 varies depending on the setting of the CPHS bit in the SIMR1 register. Figure 21.15 shows this timing. If the CPHS bit is set to 1 (data download at odd edge), care must be taken when reception is completed because these bits are set to 1 at some point during the frame.


The sample flowchart is the same as that for clock synchronous communication mode (refer to Figure 21.10 Sample Flowchart for Data Reception (MST = 1) (Clock Synchronous Communication Mode)).


#### Notes when Overrun Error Occurs


After an overrun error occurs, use the following procedure to cancel the overrun error state:

- (1) Transfer operation is completed (confirm that module selection is negated  $\rightarrow$  A conflict error occurs in slave mode).
- (2) Read the last received data (data before an overrun error occurs).
- (3) Clear the overrun error flag (a conflict error also occurs in slave mode).











# 21.3.3.4 SCS Pin Control and Arbitration

When the MS bit in the SIMR2 register is set to 1 (4-wire bus communication mode) and the CSS1 bit is set to 1 (functions as the  $\overline{SCS}$  output pin), set the MST bit in the SICR1 register to 1 (master mode) and check the arbitration of the  $\overline{SCS}$  pin before starting serial transfer. If the synchronous serial communication unit detects that the synchronized internal  $\overline{SCS}$  signal is held low in this period, the CE\_ADZ bit in the SISR register is set to 1 (conflict error) and the MST bit is automatically set to 0 (slave mode). Figure 21.16 shows the Arbitration Check Timing.

Future transmit operations are not performed while the CE\_ADZ bit in the SISR register is 1. Set the CE\_ADZ bit to 0 (no conflict error) before starting transmission.




Figure 21.16 Arbitration Check Timing



# 21.4 I<sup>2</sup>C bus Interface Operation

#### 21.4.1 Items Common to I<sup>2</sup>C bus Interface and Clock Synchronous Serial Mode

#### 21.4.1.1 Transfer Clock

When the MST bit in the SICR1 register is 0, the transfer clock is the external clock input from the SCL pin. When the MST bit is 1, the transfer clock is the internal clock selected by bits CKS0 to CKS3 in the SICR1 register and bits IICTCTWI and IICTCHALF in the IICCR register, and the transfer clock is output from the SCL pin. Tables 21.9 and 21.10 list the Transfer Rate Examples.

IICCR Register		SICR1 Register			Transfer	Transfer Rate						
IICTCHALF	IICTCTWI	CKS3	CKS2	CKS1	CKS0		f1 = 5 MHz	f1 = 8 MHz	f1 = 10 MHz	f1 = 16 MHz	f1 = 20 MHz	
			0	0	0	f1/28	179 kHz	286 kHz	357 kHz	571 kHz	714 kHz	
				0	1	f1/40	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz	
				1	0	f1/48	104 kHz	167 kHz	208 kHz	333 kHz	417 kHz	
		0		1	1	f1/64	78.1 kHz	125 kHz	156 kHz	250 kHz	313 kHz	
				0	0	f1/80	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz	
			1	0	1	f1/100	50.0 kHz	80.0 kHz	100 kHz	160 kHz	200 kHz	
				1	0	f1/112	44.6 kHz	71.4 kHz	89.3 kHz	143 kHz	179 kHz	
0	0				1	f1/128	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz	
0	0		0	0 1	0	f1/56	89.3 kHz	143 kHz	179 kHz	286 kHz	357 kHz	
					1	f1/80	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz	
					0	f1/96	52.1 kHz	83.3 kHz	104 kHz	167 kHz	208 kHz	
		1			1	f1/128	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz	
		'		0	0	f1/160	31.3 kHz	50.0 kHz	62.5 kHz	100 kHz	125 kHz	
			1	1	1	f1/200	25.0 kHz	40.0 kHz	50.0 kHz	80.0 kHz	100 kHz	
					0	f1/224	22.3 kHz	35.7 kHz	44.6 kHz	71.4 kHz	89.3 kHz	
							1	f1/256	19.5 kHz	31.3 kHz	39.1 kHz	62.5 kHz

 Table 21.9
 Transfer Rate Examples (1)



IICCR Register		SICR1 Register			Transfer	Transfer Rate			9		
IICTCHALF	IICTCTWI	CKS3	CKS2	CKS1	CKS0	Clock	f1 =	f1 =	f1 =	f1 =	f1 =
	liototim	01100	01102	01101	01100		5 MHz	8 MHz	10 MHz	16 MHz	20 MHz
				0	0	f1/28	358 kHz	572 kHz	714 kHz	1142 kHz	1428 kHz
			0	0	1	f1/40	250 kHz	400 kHz	500 kHz	800 kHz	1000 kHz
				1	0	f1/48	208 kHz	334 kHz	416 kHz	666 kHz	834 kHz
		0		•	1	f1/64	156 kHz	250 kHz	312 kHz	500 kHz	626 kHz
		U		0	0	f1/80	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz
			1	0	1	f1/100	100 kHz	160 kHz	200 kHz	320 kHz	400 kHz
				1	0	f1/112	89 kHz	143 kHz	179 kHz	286 kHz	358 kHz
0	1			•	1	f1/128	78 kHz	125 kHz	156 kHz	250 kHz	312 kHz
0	I			0	0	f1/56	179 kHz	286 kHz	358 kHz	572 kHz	714 kHz
			0	0	1	f1/80	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz
			0	1	0	f1/96	104 kHz	167 kHz	208 kHz	334 kHz	416 kHz
		1		1	1	f1/128	78 kHz	125 kHz	156 kHz	250 kHz	312 kHz
			1	0	0	f1/160	63 kHz	100 kHz	125 kHz	200 kHz	250 kHz
					1	f1/200	50 kHz	80 kHz	100 kHz	160 kHz	200 kHz
					0	f1/224	45 kHz	71 kHz	89 kHz	143 kHz	179 kHz
					1	f1/256	39 kHz	63 kHz	78 kHz	125 kHz	156 kHz
				0	0	f1/28	90 kHz	143 kHz	179 kHz	286 kHz	357 kHz
		0	0	0	1	f1/40	63 kHz	100 kHz	125 kHz	200 kHz	250 kHz
				1	0	f1/48	52 kHz	84 kHz	104 kHz	167 kHz	209 kHz
					1	f1/64	39 kHz	63 kHz	78 kHz	125 kHz	157 kHz
			1	0	0	f1/80	31 kHz	50 kHz	63 kHz	100 kHz	125 kHz
				0	1	f1/100	25 kHz	40 kHz	50 kHz	80 kHz	100 kHz
				1	0	f1/112	22 kHz	36 kHz	45 kHz	72 kHz	90 kHz
1	0				1	f1/128	20 kHz	31 kHz	39 kHz	63 kHz	78 kHz
'	0			0	0	f1/56	45 kHz	72 kHz	90 kHz	143 kHz	179 kHz
			0	U	1	f1/80	31 kHz	50 kHz	63 kHz	100 kHz	125 kHz
			0	1	0	f1/96	26 kHz	42 kHz	52 kHz	84 kHz	104 kHz
		1			1	f1/128	20 kHz	31 kHz	39 kHz	63 kHz	78 kHz
			1	0	0	f1/160	16 kHz	25 kHz	31 kHz	50 kHz	63 kHz
				U	1	f1/200	13 kHz	20 kHz	25 kHz	40 kHz	50 kHz
				1	0	f1/224	11 kHz	18 kHz	22 kHz	36 kHz	45 kHz
					1	f1/256	10 kHz	16 kHz	20 kHz	31 kHz	39 kHz

 Table 21.10
 Transfer Rate Examples (2)



# 21.4.1.2 SDA Pin Digital Delay Selection

The digital delay value of the SDA pin can be selected by bits SDADLY0 and SDADLY1 in the IICCR register. Figure 21.17 shows an Operation Example of Digital Delay for SDA Pin.




Figure 21.17 Operation Example of Digital Delay for SDA Pin



## 21.4.1.3 Interrupt Requests

The I<sup>2</sup>C bus interface has six interrupt requests in I<sup>2</sup>C bus interface mode and four interrupt requests in clock synchronous serial mode. Table 21.11 lists the Interrupt Requests of I<sup>2</sup>C bus Interface.

Because these interrupt requests are assigned to the I<sup>2</sup>C bus interface interrupt vector table, interrupt sources must be determined using the bits.

Table 21.11         Interrupt Requests of I <sup>2</sup> C bus Interface	
--	--

			Format			
Interrupt Request		Generation Condition	I <sup>2</sup> C bus	Clock synchronous serial		
Transmit data empty	TXI	TIE = 1 and TDRE = 1	Enabled	Enabled		
Transmit end	TEI	TEIE = 1 and TEND = 1	Enabled	Enabled		
Receive data full	RXI	RIE = 1 and RDRF = 1	Enabled	Enabled		
Stop condition detection	STPI	$RE_STIE = 1$ and $STOP = 1$	Enabled	Disabled		
NACK detection	NAKI	TE_NAKIE = 1 and ORER_AL = 1	Enabled	Disabled		
Arbitration lost		(or TE_NAKIE = 1 and NACKF = 1)	Enabled	Disabled		
Overrun error			Disabled	Enabled		

RE\_STIE, TE\_NAKIE, RIE, TEIE, TIE: Bits in SIER register

ORER\_AL, STOP, NACKF, RDRF, TEND, TDRE: Bits in SISR register

When the generation conditions listed in Table 21.11 are met, an  $I^2C$  bus interface interrupt request is generated. Set the interrupt generation conditions to 0 in the  $I^2C$  bus interface interrupt routine.

Note that bits TDRE and TEND in the SIER register are automatically set to 0 by writing transmit data to the SITDR register and the RDRF bit is automatically set to 0 by reading the SIRDR register. In particular, the TDRE bit is set to 0 when transmit data is written to the SITDR register and set to 1 when data is transferred from registers SITDR to SISDR. If the TDRE bit is further set to 0, an additional 1 byte may be transmitted. Because the data is retained in the transmit buffer, the data is shifted to the shift register by a trigger (the TDRE bit in the SISR register is 0), and thus the same data is retransmitted.

Also, set the RE\_STIE bit in the SIER register to 1 (stop condition detection interrupt request enabled) only when the STOP bit in the SISR register is 0.



# 21.4.2 I<sup>2</sup>C bus Interface Mode

## 21.4.2.1 I<sup>2</sup>C bus Format

When the MS bit in the SIMR2 register is set to 0, I<sup>2</sup>C bus interface mode is used for communication. Figure 21.18 shows the I<sup>2</sup>C bus Format and Bus Timing. The first frame following the start condition consists of 8 bits.




Figure 21.18 I<sup>2</sup>C bus Format and Bus Timing

# 21.4.2.2 I<sup>2</sup>C bus Slave Addressing

In the I<sup>2</sup>C bus format, the first 1 byte immediately after a start condition is specified as a slave address. When this module operates as a slave device, slave addresses can be programmed using bits SVA0 to SVA6 in the SIMR2 register. However, this does not apply to the "general call address" and the "start byte" defined in the I<sup>2</sup>C bus specification.

- General call address (0000\_000\_0)
- Since all the devices are addressed, an acknowledge signal is returned.
- Start byte (0000\_000\_1)
- All the devices cannot return any acknowledge signal.

# 21.4.2.3 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and data, and the slave device returns an acknowledge signal. Figures 21.19 and 21.20 show the Operation Timing in Master Transmit Mode (I<sup>2</sup>C bus Interface Mode).

The transmit procedure and operation in master transmit mode are shown below:

- (1) Set the STOP bit in the SISR register to 0 for initialization. Set the ICE bit in the SICR1 register to 1 (transfer operation enabled). Then, set bits CPOS\_WAIT and MLS in the SIMR1 register and bits CKS0 to CKS3 in the SICR1 register (initial setting).
- (2) After confirming that the bus is released by reading the BBSY bit in the SICR2 register, set bits TRS and MST in the SICR1 register to master transmit mode. Then, write 1 to the BBSY bit and 0 to the SCP bit with the MOV instruction (start condition generated). This will generate a start condition.
- (3) After confirming that the TDRE bit in the SISR register is 1, write transmit data to the SITDR register (data in which a slave address and R/W are indicated in the 1st byte). The TDRE bit is automatically set to 0 at this time and data is transferred from registers SITDR to SISDR, and then the TDRE bit is set to 1 again.
- (4) When 1 byte of data transmission is completed while the TDRE bit is 1, the TEND bit in the SISR register is set to 1 at the rising edge of the 9th clock cycle of the transmit clock. After confirming that the slave device is selected by reading the ACKBR bit in the SIER register, write the 2nd byte of data to the SITDR register. Write the transmit data after the 2nd byte to the SITDR register every time the TRDE bit is set to 1. Since the slave device is not acknowledged when the ACKBR bit is 1, generate a stop condition or a repeat start condition. A stop condition is generated by writing 0 to the BBSY bit and 0 to the SCP bit with the MOV instruction. A repeat start condition is generated by writing 1 to the BBSY bit and 0 to the SCP bit with the MOV instruction. Clear TEND and NACKF after a repeat start condition has been generated. The SCL signal is held low until data is ready or a stop condition or a repeat start condition is generated.
- (5) When the number of bytes to be transmitted is written to the SITDR register, wait until the TEND bit is set to 1 while the TDRE bit is 1. Or wait for NACK (NACKF bit in SISR register = 1) from the receive device while the ACKE bit in the SIER register is 1 (when the receive acknowledge bit is 1, transfer is halted). Then, generate a stop condition and set the TEND bit or the NACKF bit to 0.
- (6) When the STOP bit in the SISR register is set to 1, return to slave receive mode.






Figure 21.19 Operation Timing in Master Transmit Mode (I<sup>2</sup>C bus Interface Mode) (1)




Figure 21.20 Operation Timing in Master Transmit Mode (I<sup>2</sup>C bus Interface Mode) (2)

# 21.4.2.3.1 Flow for Generating Repeat Start Condition during I<sup>2</sup>C Master Transmit Mode

- To generate a repeat start condition after receiving NACK, use the following procedure:
- (1) Confirm a NACK error.
- (2) Generate a repeat start condition (write 1 to the BBSY bit and 1 to the SCP bit in the SICR2 register with the MOV instruction)
- (3) Confirm the rising edge of the SCL signal.
- (4) Clear bits TEND and NACKF in the SISR register.

# 21.4.2.3.2 Operation when Start Condition/Stop Condition is Detected during I<sup>2</sup>C Master Transmit Operation

The following shows the operation and software flow when a start condition/stop condition is detected during  $I^2C$  master transmit operation.

- (1) Detect an arbitration lost and enter slave receive mode.
- (2) Clear bits TDRE and ORER\_AL in the SISR register.
- (3) Confirm the BBSY bit in the SICR2 register.

When 1: Enter slave address reception.

When 0: Either of the host/slave can operate.

# 21.4.2.4 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. Figures 21.21 and 21.22 show the Operation Timing in Master Receive Mode (I<sup>2</sup>C bus Interface Mode).

The receive procedure and operation in master receive mode are as follows:

- (1) After setting the TEND bit in the SISR register to 0, set the TRS bit in the SICR1 register to 0 to switch from master transmit mode to master receive mode. Then, set the TDRE bit in the SISR register to 0.
- (2) Reception is started by performing a dummy read of the SIRDR register. The receive clock is output in synchronization with the internal clock and data is received. The master device outputs the level set by the CEIE\_ACKBT bit in the SIER register to the SDA pin at the rising edge of the 9th clock cycle of the receive clock.
- (3) When one frame of data reception is completed, the RDRF bit in the SISR register is set to 1 at the rising edge of the 9th clock cycle of the receive clock. If the SIRDR register is read at this time, the received data can be read and the RDRF bit is set to 0 at the same time.
- (4) Reception can be performed continuously by reading the SIRDR register every time the RDRF bit is set to 1. If reading of the SIRDR register is delayed by another process and the 8th clock cycle falls while the RDRF bit is 1, the SCL signal is held low until the SIRDR register is read. No stop condition or repeat start condition can be generated at this time.
- (5) If the next frame is the last receive frame, set the RCVD bit in the SICR1 register to 1 (next receive operation disabled) and the CEIE\_ACKBT bit to 1 before reading the SIRDR register. This enables returning NACK to the slave device and a stop condition can be generated after the next reception.
- (6) When the RDRF bit is set to 1 at the rising edge of the 9th clock cycle of the receive clock, generate a stop condition.
- (7) When the STOP bit in the SISR register is set to 1, read the SIRDR register. Then, set the RCVD bit to 0 (next receive operation continues).
- (8) Return to slave receive mode.






Figure 21.21 Operation Timing in Master Receive Mode (I<sup>2</sup>C bus Interface Mode) (1)






Figure 21.22 Operation Timing in Master Receive Mode (I<sup>2</sup>C bus Interface Mode) (2)

# 21.4.2.4.1 Flow for Generating Repeat Start Condition during I<sup>2</sup>C Master Receive Mode

To generate a repeat start condition after transmitting NACK, use the following procedure:

- (1) The same applies as the flow for generating a stop condition until step (5) in 24.4.2.4.
- (2) After the RDRF bit in the SISR register is set to 1 at the rising edge of the 9 clock of the receive clock, generate a repeat start condition (write 1 to the BBSY bit and 0 to the SCP bit in the SICR2 register with the MOV instruction).
- (3) Read the SIRDR register after setting to master mode <sup>(1)</sup>. Then, set the RCVD bit in the SICR1 register to 0 (next receive operation continues).
- (4) Write the data indicating a slave address and R/W to the SITDR register.

Note:

1. After a repeat start condition is generated (by writing 1 to the BBSY bit and 0 to the SCP bit with the MOV instruction), the SCL and SDA signals are held low after 2.5 cycles or later. Be sure to set to master transmit mode before that.

# 21.4.2.4.2 Operation when Stop Condition is Detected during I<sup>2</sup>C Master Receive Operation

The following shows the operation and software flow when a stop condition is detected during I<sup>2</sup>C master receive operation.

- (1) Detect a stop condition and enter slave receive mode.
- (2) Confirm that the BBSY bit in the SICR2 register is 0.
- (3) Clear the STOP bit in the SISR register to 0.
- (4) Reset the control block.



# 21.4.2.5 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data while the master device outputs the receive clock and returns an acknowledge signal. Figures 21.23 and 21.24 show the Operation Timing in Slave Transmit Mode (I<sup>2</sup>C bus Interface Mode).

The transmit procedure and operation in slave transmit mode are as follows:

- (1) Set the ICE bit in the SICR1 register to 1 (transfer operation enabled). Then, set bits CPOS\_WAIT and MLS in the SIMR1 register and bits CKS0 to CKS3 in the SICR1 register (initial setting). Next, set bits TRS and MST in the SICR1 register to 0 and wait until the slave address matches in slave receive mode.
- (2) When the slave address matches at the first frame after detecting the start condition, the slave device outputs the level set by the CEIE\_ACKBT bit in the SIER register to the SDA pin between the falling edge of the 8th clock cycle and the falling edge of the 9th clock cycle. If the 8th bit of data (R/W) is 1, the TRS bit and the TDRE bit in the SISR register are set to 1, and the mode is switched to slave transmit mode automatically. Continuous transmission is enabled by writing transmit data to the SITDR register every time the TDRE bit is set to 1.
- (3) When the TDRE bit is set to 1 after the last transmit data is written to the SITDR register, wait until the TEND bit in the SISR register is set to 1 while the TDRE bit is 1. After the TEND bit is set to 1, set the TEND bit to 0.
- (4) Set the TRS bit to 0 and perform a dummy read of the SIRDR register to complete the process. This will release the SCL signal.
- (5) Set the TDRE bit to 0.






Figure 21.23 Operation Timing in Slave Transmit Mode (I<sup>2</sup>C bus Interface Mode) (1)






Figure 21.24 Operation Timing in Slave Transmit Mode (I<sup>2</sup>C bus Interface Mode) (2)

# 21.4.2.5.1 Maintaining Data Setup Time during I<sup>2</sup>C Slave Transmit Operation

During data transfer, if the 9th clock cycle falls while the TDRE bit is 1 and the TEND bit is 1, the SCL signal is held low until transmit data is written to the transmit register. After transmit data is written, maintain the data setup time set with the CKS3 bit after the transmit data is output to the SDA pin and release the SCL signal (rising) (refer to **Figure 21.25 Data Setup Time during Slave Transmit Operation**).

The CKS3 bit 0: 9 or 10 Tcyc

1: 17 to 20 Tcyc (1 Tcyc = 
$$1/f1$$
 (s))

The setup time is doubled when the IICTCHALF bit in the IICCR register is set to 1, and halved when the IICTCTWI bit in the IICCR register is set to 1.






Figure 21.25 Data Setup Time during Slave Transmit Operation

# 21.4.2.5.2 Operation when Stop Condition is Detected during I<sup>2</sup>C Slave Transmit Operation <sup>(1)</sup>

The following shows the operation and software flow when a stop condition is detected during  $I^2C$  slave transmit operation.

- (1) Set to slave receive mode.
- (2) Clear the TDRE bit by software.

Note:

1. When a start condition is detected during slave transmit operation, any address following that condition cannot be received. Reset the control block and input a start condition again.

#### 21.4.2.6 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and data, and the slave device returns an acknowledge signal. Figures 21.26 and 21.27 show the Operation Timing in Slave Receive Mode (I<sup>2</sup>C bus Interface Mode).

The receive procedure and operation in slave receive mode are as follows:

- (1) Set the ICE bit in the SICR1 register to 1 (transfer operation enabled). Then, set bits CPOS\_WAIT and MLS in the SIMR1 register and bits CKS0 to CKS3 in the SICR1 register (initial setting). Next, set bits TRS and MST in the SICR1 register to 0 and wait until the slave address matches in slave receive mode.
- (2) When the slave address matches at the first frame after detecting the start condition, the slave device outputs the level set by the CEIE\_ACKBT bit in the SIER register to the SDA pin between the falling edge of the 8th clock cycle and the falling edge of the 9th clock cycle. Since the RDRF bit in the SISR register is set to 1 at the rising edge of the 9th clock cycle, perform a dummy read of the SIRDR register (the read data is unnecessary because it indicates the slave address and R/W).
- (3) Read the SIRDR register every time the RDRF bit is set to 1. If the 8th clock cycle falls while the RDRF bit is 1, the SCL signal is held low until the SIRDR register is read. The setting change of the acknowledge signal returned to the master device before reading the SIRDR register takes effect from the following transfer frame.
- (4) Reading of the last byte is also performed by reading the SIRDR register.






Figure 21.26 Operation Timing in Slave Receive Mode (I<sup>2</sup>C bus Interface Mode) (1)




Figure 21.27 Operation Timing in Slave Receive Mode (I<sup>2</sup>C bus Interface Mode) (2)

# 21.4.3 Clock Synchronous Serial Mode

## 21.4.3.1 Clock Synchronous Serial Format

When the MS bit in the SIMR2 register is set to 1, clock synchronous serial format is used for communication. Figure 21.28 shows the Transfer Format for Clock Synchronous Serial Mode.

When the MST bit in the SICR1 register is 1, the transfer clock is output from the SCL pin. When the MST bit is set to 0, the external clock is input.

The transfer data is output between successive falling edges of the SCL clock, and data is determined at the rising edge of the SCL clock. MSB first or LSB first can be selected as the order of the data transfer by setting the MLS bit in the SIMR1 register. The SDA output level can be changed by the SDAO bit in the SICR2 register during transfer standby.




Figure 21.28 Transfer Format for Clock Synchronous Serial Mode



# 21.4.3.2 Transmit Operation

In transmit mode, transmit data is output from the SDA pin in synchronization with the falling edge of the transfer clock. The transfer clock is output when the MST bit in the SICR1 register is 1 and input when the MST bit is 0.

Figure 21.29 shows the Operation Timing in Transmit Mode (Clock Synchronous Serial Mode).

The transmit procedure and operation in transmit mode are as follows:

- (1) Set the ICE bit in the SICR1 register to 1 (transfer operation enabled). Then, set bits CKS0 to CKS3 in the SICR1 register and the MST bit (initial setting).
- (2) Set the TRS bit in the SICR1 register to 1 to select transmit mode. This will set the TDRE bit in the SISR register to 1.
- (3) After confirming that the TDRE bit is 1, write transmit data to the SITDR register. Data is transferred from registers SITDR to SISDR and the TDRE bit is automatically set to 1. Continuous transmission is enabled by writing data to the SITDR register every time the TDRE bit is set to 1. To switch from transmit to receive mode, set the TRS bit to 0 while the TDRE bit is 1.




Figure 21.29 Operation Timing in Transmit Mode (Clock Synchronous Serial Mode)



# 21.4.3.3 Receive Operation

In receive mode, data is latched at the rising edge of the transfer clock. The transfer clock is output when the MST bit in the SICR1 register is 1 and input when the MST bit is 0.

Figure 21.30 shows the Operation Timing in Receive Mode (Clock Synchronous Serial Mode).

The receive procedure and operation in receive mode are as follows:

- (1) Set the ICE bit in the SICR1 register to 1 (transfer operation enabled). Then, set bits CKS0 to CKS3 in the SICR1 register and the MST bit (initial setting).
- (2) Set the MST bit to 1 while the transfer clock is being output. This will start the output of the receive clock.
- (3) When the receive operation is completed, data is transferred from registers SISDR to SIRDR and the RDRF bit in the SISR register is set to 1. When the MST bit is set to 1, the clock is output continuously since the next byte of data is enabled for reception. Continuous reception is enabled by reading the SIRDR register every time the RDRF bit is set to 1. If the 8th clock cycle falls while the RDRF bit is 1, an overrun is detected and the ORER\_AL bit in the SISR register is set to 1. At this time, the last receive data is retained in the SIRDR register.
- (4) When the MST bit is 1, set the RCVD bit in the SICR1 register to 1 (next receive operation disabled) to stop reception before reading the SIRDR register. The SCL signal is held high after the following byte of data reception is completed.




Figure 21.30 Operation Timing in Receive Mode (Clock Synchronous Serial Mode)



# 21.4.4 Register Setting Examples

Figures 21.31 to 21.34 show examples of register setting when the I<sup>2</sup>C bus interface is used.




Figure 21.31 Register Setting Example in Master Transmit Mode (I<sup>2</sup>C bus Interface Mode)






Figure 21.32 Register Setting Example in Master Receive Mode (I<sup>2</sup>C bus Interface Mode)






Figure 21.33 Register Setting Example in Slave Transmit Mode (I<sup>2</sup>C bus Interface Mode)






Figure 21.34 Register Setting Example in Slave Receive Mode (I<sup>2</sup>C bus Interface Mode)



# 21.4.5 Noise Canceller

The states of pins SCL and SDA are routed through the noise canceller before being latched internally. Figure 21.35 shows the Noise Canceller Block Diagram.

The noise canceller consists of two cascaded latch and match detection circuits. When the SCL pin input signal (or SDA pin input signal) is sampled on f1 and two latch outputs match, the level is passed forward to the next circuit. When they do not match, the former value is retained.




Figure 21.35 Noise Canceller Block Diagram

# 21.4.6 Bit Synchronization Circuit

When the I<sup>2</sup>C bus interface is set to master mode, the high-level period may become shorter in the following two states:

• The SCL signal is held low by a slave device.

• The rising speed of the SCL signal is reduced by a load (load capacity or pull-up resistor) on the SCL line.

In the bit synchronization circuit, the SCL input is monitored after a specified time (MT) from the rising of the SCL output to check whether SCL has become high level. If the SCL is pulled low level by a slave or the rising speed is reduced by a load on the SCL line, it is recognized that SCL is not pulled high level, and the timing for falling of SCL is delayed.

Figure 21.36 shows the Timing of Bit Synchronization Circuit, and Table 21.12 lists the Time between Changing SCL Signal from Low Output to High Impedance and Monitoring SCL Signal.




Figure 21.36 Timing of Bit Synchronization Circuit



	SICR1 F	SCL Monitoring Time (MT)				
IICTCHALF	IICTCTW1	CKS3	CKS2			
		â	0	7.5 Tcyc		
0	0	0	1	19.5 Tcyc		
0	0	1	0	17.5 Tcyc		
		I	1	41.5 Tcyc		
0	1	0	0	2.5 Tcyc		
			1	8.5 Tcyc		
0		1	0	7.5 Tcyc		
			1	19.5 Tcyc		
				0	0	17.5 Тсус
1		0	1	41.5 Tcyc		
	0	1	0	37.5 Tcyc		
		1		1	85.5 Tcyc	

### Table 21.12 Time between Changing SCL Signal from Low Output to High Impedance and **Monitoring SCL Signal**


1 Tcyc = 1/f1 (s)

When CKS3 to CKS0 = 1000b, the bit synchronization circuit does not function even if the high-level width of the SCL signal is 600 ns or less (a breach of the I<sup>2</sup>C specification) (when the operating clock is set to 20 MHz).

### 21.4.7 **Coordination with DTC**

- Common to the SSU/I<sup>2</sup>C bus functions
- To read the receive buffer in master mode using the DTC, set the number of transfers minus 1 in the DTC transfer count register.
- After the number of transfers minus 1 of receive data is transferred, an RXI interrupt is generated. Set the RCVD bit in the SICR1 register to 1 (next receive operation disabled) and then set the RDRF bit in the SISR register to 0 (no data in the SIRDR register).
- If clearing of the RDRF bit is delayed and the last byte is transferred, the SCL signal is held low and a hang-up occurs when the I<sup>2</sup>C bus function is used. When the SSU function is used, an overrun error occurs.
- Setting of the RCVD bit in the SICR1 register must be performed during the receive operation of the last byte. ■ SSU Function
- After the last data is received, an RXI interrupt is generated. Set the RE STIE bit in the SIER register to 0 (reception disabled) and the RCVD bit 0 (next receive operation continues) before reading the SIRDR register by software.
- I<sup>2</sup>C bus Function
- After the last data is received, an RXI interrupt is generated. Confirm that the SCLO bit (SCL monitor flag) in the SICR2 register is set to 0 before generating a stop condition.
- When the STOP bit in the SISR register is set to 1 (a stop condition is detected after the frame is transferred), read the SIRDR register. Then set the RCVD bit 0 (next receive operation continues).





**DTC Related Operation Timing in Master Receive Mode** Figure 21.37






Figure 21.38 DTC Related Operation Flow in Master Receive Mode



### 21.4.8 Procedure for Resetting Control Block in I<sup>2</sup>C bus Interface Mode

In the I<sup>2</sup>C bus interface, some of the I<sup>2</sup>C bus function registers and the control block can be reset by writing 1 to the SIRST bit in the SICR2 register.

The reset procedure using the SIRST bit is shown below.

When the control block is reset (as in Figure (2)), the corresponding IR bit in the SSUIC\_0/IICIC\_0 register for the ICU may be set to 1 (interrupt requested).

For the usage notes on clearing the IR bit, refer to **11.9.4 Changing Interrupt Sources**.




Figure 21.39 Procedure for Resetting Control Block in I<sup>2</sup>C bus Interface Mode



# 21.5 Notes on Clock Synchronous Serial Interface

# 21.5.1 Notes on Synchronous Serial Communication Unit

To use the synchronous serial communication unit, set the IICSEL bit in the IICCR register to 0 (SSU function selected).

### 21.5.2 Notes on I<sup>2</sup>C bus Interface

To use the I<sup>2</sup>C bus interface, set the IICSEL bit in the IICCR register to 1 (I<sup>2</sup>C bus function selected).

- (1) Do not use the  $I^2C$  interface with settings that do not comply with the  $I^2C$  specification.
- (2) Communication using "Hs-MODE" cannot be performed. The maximum transfer rate is [a maximum of 400 kHz] in "FAST-MODE".
- (3) The low-level period of the SCL signal is [a minimum of 1.3 µs] in "FAST-MODE". Since the high-level/low-level width of the duty cycle for this module is 50%/50%, this value is not reached during operation at 400 kHz. Therefore, the maximum transfer rate is 2.6 µs for the SCL period (maximum transfer frequency is 384.6 kHz).
- (4) There must be a delay of [a minimum of 300 ns] for the SDA pin to change at the rising edge of the SCL signal. The SDA digital delay for this module must be at least 3 x f1 cycles, care must be taken when the reference clock f1 is set to 11 MHz or above. Set bits SDADLY1 and SDADLY0 to 01b or more.
- (5) There is no compatibility with the CBUS.
- (6) 10-bit addressing cannot used.
- (7) When a start condition is detected while data is transmitted in slave transmit mode, any address following that condition cannot be received and the operation is stopped. Initialize the module according to the flow for resetting the control block.
- (8) Do not set 1111XXXb and 0000XXXb as slave addresses.
- (9) When starting communication by the master after a stop condition is detected, always clear the STOP bit in the SISR register to 0.

# 21.5.3 ICE Bit in SICR1 Register and SIRST Bit in SICR2 Register

While the I<sup>2</sup>C bus interface is operating, when 0 is written to the ICE bit or 1 is written to the SIRST bit in the SICR2 register, the values of the BBSY bit in the SICR2 register and the STOP bit in the SISR register may be undefined.

# 21.5.3.1 Conditions when Values of Bits are Undefined

- When this module occupies the I<sup>2</sup>C bus in master mode of the I<sup>2</sup>C bus interface.
- While this module transmits data or an acknowledge in slave mode of the I<sup>2</sup>C bus interface.

# 21.5.3.2 Countermeasures

- When a start condition (falling of SDA when SCL is high) is input, the BBSY bit is set to 1.
- When a stop condition (rising of SDA when SCL is high) is input, the BBSY bit is set to 0.
- In master transmit mode, while SCL and SDA are both high, when 1 is written to the BBSY bit, 0 is written to the SCP bit, and a start condition (falling of SDA when SCL is high) is output, the BBSY bit is set to 1.
- In master transmit mode or master receive mode, while SDA is low and this module is the only device that pulls SCL low, when 0 is written to the BBSY bit, 0 is written to the SCP bit in the SICR2 register, and a stop condition (rising of SDA when SCL is high) is output, the BBSY bit is set to 1.
- When 1 is written to the MS bit in the SAR register, the BBSY bit is set to 0.



# 21.5.3.3 Additional Description on SIRST Bit in SICR2 Register

- When 1 is written to the SIRST bit, bits SDAO and SCLO in the SICR2 register are set to 1.
- In master transmit mode or slave transmit mode, when 1 is written to the SIRST bit, the TDRE bit in the SISR register is set to 1.
- While the I<sup>2</sup>C bus control block is reset by the SIRST bit, writing to the BBSY bit in the SICR2 register and bits SCP and SDAO is disabled. Thus, write 0 to the SIRST bit before writing to any of these bits.
- The BBSY bit is not set to 0 even if 1 is written to the SIRST bit. However, depending on the states of SCL and SDA, a stop condition (rising of SDA when SCL is high) is generated, which may set the BBSY bit to 0. Similarly, this may also affect other bits.
- While the I<sup>2</sup>C bus control block is reset by the SIRST bit, data transmission and reception are stopped. However, the function to detect a start condition, stop condition, and arbitration lost continues operating. Therefore, the values of registers SICR1, SICR2, and SISR may be updated depending on the signal input to pins SCL and SDA.
- Refer to **21.4.8 Procedure for Resetting Control Block in I<sup>2</sup>C bus Interface Mode**, for more details including the above information on the control block reset operation using the SIRST bit.



# 22. Hardware LIN

The hardware LIN performs LIN communication in cooperation with timer RJ and UART0. The hardware LIN consists of a channel: HW-LIN\_0.

# 22.1 Overview


The hardware LIN has the features listed below. Figure 22.1 shows the Hardware LIN Block Diagram. The wake-up function for each mode is detected using  $\overline{INTx}$  (x = 1 or 2).


[Master mode]

- Synch Break generation
- Bus collision detection

[Slave mode]

- Synch Break detection
- Synch Field measurement
- Control function for Synch Break and Synch Field signal inputs to UART
- Bus collision detection





# 22.2 Input/Output Pins

Table 22.1 lists the Hardware LIN Pin Configuration.

### Table 22.1Hardware LIN Pin Configuration

Name	Pin Name	I/O	Function
Receive data input	RXD	Input	Receive data input pin for the hardware LIN
Transmit data output	TXD	Output	Transmit data output pin for the hardware LIN

### 22.3 Registers

Table 22.2 lists the Hardware LIN Register Configuration.

### Table 22.2 Hardware LIN Register Configuration


Register Name	Symbol	After Reset	Address	Access Size
LIN_0 Special Function Register	LINCR2_0	00h	0008Ch	8
LIN_0 Control Register	LINCT_0	00h	0008Eh	8
LIN_0 Status Register	LINST_0	00h	0008Fh	8




b5 b6 b7 R/W

R/W

# 22.3.1 LIN Special Function Register (LINCR2)



# 22.3.2 LIN Control Register (LINCT)



Bit	Symbol	Bit Name	Function	R/W
b0	SFIE	Synch Field measurement-completed interrupt enable bit	<ul><li>0: Synch Field measurement-completed interrupt disabled</li><li>1: Synch Field measurement-completed interrupt enabled</li></ul>	R/W
b1	SBIE	Synch Break detection interrupt enable bit	0: Synch Break detection interrupt disabled 1: Synch Break detection interrupt enabled	R/W
b2	BCIE	Bus collision detection interrupt enable bit	0: Bus collision detection interrupt disabled 1: Bus collision detection interrupt enabled	R/W
b3	RXDSF	RXD input status flag	0: RXD input enabled 1: RXD input disabled	R
b4	LSTART	Synch Break detection start bit <sup>(1)</sup>	When this bit is set to 1, timer RJ input is enabled and RXD input is disabled. The read value is 0	R/W
b5	SBE	RXD input unmasking timing select bit (effective only in slave mode)	<ul><li>0: Unmasked after Synch Break detected</li><li>1: Unmasked after Synch Field measurement completed</li></ul>	R/W
b6	MST	LIN operation mode set bit <sup>(2)</sup>	0: Slave mode (Synch Break detection circuit operation) 1: Master mode (timer RJ output OR'ed with TXD)	R/W
b7	LINE	LIN operation start bit	0: LIN operation stops 1: LIN operation starts <sup>(3)</sup>	R/W

Notes:

1. After setting the LSTART bit, confirm that the RXDSF bit is set to 1 (RXD input disabled) before Synch Break input starts.

<sup>2.</sup> Before switching LIN operation modes, stop the LIN operation (LINE bit = 0) once.

<sup>3.</sup> Inputs to timer RJ and UART are disabled immediately after the LINE bit is set to 1 (LIN operation starts). Refer to Figures 22.3 and 22.4 Header Field Transmission Flowchart Examples and Figures 22.6 to 22.8 Header Field Reception Flowchart Examples.

b6

b7

\_

R/W

# 22.3.3 LIN Status Register (LINST)

Reserved

Add	Address 0008Fh (LINST_0)										
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Sy	mbol		—	B2CLR	B1CLR	B0CLR	BCDCT	SBDCT	SFDCT		
After F	Reset	0	0	0	0	0	0	0	0		
	r	1				1					
Bit	Symbo	I	B	it Name				Function			R/W
b0	SFDCT	Sync	h Field me	asurement	-completed	When th	is bit is set	to 1, Synch	Field mea	surement	R
		flag	flag				is completed.				
b1	SBDCT	- Sync	Synch Break detection flag			When this bit is set to 1, Synch Break is detected				R	
			or Synch Break generation is completed.								
b2	BCDCT	Bus	Bus collision detection flag			When th	is bit is set	to 1, bus c	ollision is c	letected.	R
b3	B0CLR	SFD	SFDCT bit clear bit			When th	is bit is set	to 1, the S	FDCT bit is	s set to 0.	R/W
			The read value is 0.			•					
b4	B1CLR	SBDCT bit clear bit			When th	is bit is set	to 1, the S	BDCT bit is	s set to 0.	R/W	
						The read	d value is 0				
b5	B2CLR	BCDCT bit clear bit			When this bit is set to 1, the BCDCT bit is set to 0			s set to 0.	R/W		
						The read	d value is 0	•			

The write value must be 0. The read value is 0.



# 22.4 Operation

### 22.4.1 Master Mode

Figure 22.2 shows an Operation Example during Header Field Transmission master mode. Figures 22.3 and 22.4 show Header Field Transmission Flowchart Examples.

During header field transmission, the hardware LIN operates as follows:

- (1) When 1 (count starts) is written to the TSTART bit in the TRJCR register of timer RJ, the TXD pin outputs a low level for the period set in the TRJ register of timer RJ.
- (2) When timer RJ underflows, the TXD pin output is inverted and the SBDCT bit in the LINST register is set to 1 (Synch Break is detected or Synch Break generation is completed). If the SBIE bit in the LINCT register is set to 1 (Synch Break detection interrupt enabled), a timer RJ interrupt is generated.
- (3) The hardware LIN transmits 55h via UART0.
- (4) After the hardware LIN completes transmitting 55h, it transmits an ID field via UART0.
- (5) After the hardware LIN completes transmitting the ID field, it performs communication for a response field.




Figure 22.2 Operation Example during Header Field Transmission



	o timer mode TMOD2 to TMOD0 in TRJMI	R register ← 000b	(1, 2)	
	Ļ			
	he pulse output level from lo GSEL bit in TRJIOC register		(1, 2)	
-	n the TRJIO_0 pin to the corr	responding port RJIO_0SEL2 in the TRJ_0SR register	(1, 2)	Set the hardware LIN function to be selected
UART0 Assig Settin	g of bits TK3IO_USEL0 to TF n the RXD_i pin to the corres g of the RXD_0SEL bit in the s RXD_1SEL0 and RXD_1SE	sponding port e U_0SR register		(the TIOSEL bit in the TRJIOC register to 1). If the wakeup function is not necessary, the
	n the INTx pin to the corresp g of the INTSR0 register	onding port		setting of the $\overline{INTx}$ pin can be omitted.
	the count source (f1, f2, f8, o TCK0 to TCK2 in TRJMR reg		(1, 2)	Set the count source and TRJ
	he Synch Break width register			register as appropriate for the Synch Break period.
		lock, one-stop bit, parity disabled)	(1)	
	♦ BRG count source (f1, f8, or K0 and CLK1 in U0C0 registe		(1)	Set the BRG count source and U0BRG
		-		register as
UART0 Set the U0BRG	bit rate register		(1)	appropriate for the bit rate being used.
Hardware LIN	Set the LIN operation to stu LINE bit in LINCT register		(1)	
Hardware LIN	Set to master mode MST bit in LINCT register	←1	(1)	
Hardware LIN	Set bus collision detection BCE bit in LINCR2 register		(1)	
Hardware LIN	Set the LIN operation to sta LINE bit in LINCT register			
	Set interrupts to enabled n detection, Synch Break de BIE, and SFIE in LINCT regi	tection, Synch Field measurement) ister	(1)	In master mode, the Synch Field
	Clear the status flags n detection, Synch Break det B1CLR, and B0CLR in LINS	tection, Synch Field measurement) ST register ← 1		measurement- completed interrupt cannot be used.
	Â	)	~	,
performed	again with the same setting	mpletes normally and header field tran is, these settings can be omitted. s (TRJMR and TRJIOC) are set before		

Figure 22.3 Header Field Transmission Flowchart Example (1) (i = 0 or 1, x = 1 or 2)






Figure 22.4 Header Field Transmission Flowchart Example (2)



### 22.4.2 Slave Mode

Figure 22.5 shows an Operation Example during Header Field Reception in slave mode. Figures 22.6 to 22.8 show Examples of Header Field Reception Flowchart.

During header field reception, the hardware LIN operates as follows:

- (1) When 1 (timer RJ input enabled, RXD input disabled) is written to the LSTART bit in the LINCT register of the hardware LIN, Synch Break detection is enabled.
- (2) If a low level is input for a duration equal to or longer than the period set in timer RJ, the hardware LIN detects it as a Synch Break. At this time, the SBDCT bit in the LINST register is set to 1 (Synch Break is detected or Synch Break generation is completed). If the SBIE bit in the LINCT register is set to 1 (Synch Break detection interrupt enabled), a timer RJ interrupt is generated. Then the hardware LIN enters Synch Field measurement.
- (3) The hardware LIN receives a Synch Field (55h) and measures the period of the start bit and bits 0 to 6 using timer RJ. At this time, whether or not to input the Synch Field signal to RXD of UART0 can be selected by the SBE bit in the LINCT register.
- (4) When Synch Field measurement is completed, the SFDCT flag in the LINST register is set to 1. If the SFIE bit in the LINCT register is set to 1, a timer RJ interrupt is generated.
- (5) After Synch Field measurement is completed, a transfer rate is calculated from the timer RJ count value. The rate is set in UART0 and the TRJ register of timer RJ is set again. Then the hardware LIN receives an ID field via UART0.
- (6) After the hardware LIN completes receiving the ID field, it performs communication for a response field.




Figure 22.5 Operation Example during Header Field Reception



Timer RJ Set to pulse width measurement mode Bits TMOD2 to TMOD0 in TRJMR register ← 011b	(1, 2)
↓	(1, 2)
Timer RJ Set the pulse width measurement level to low TEDGSEL bit in TRJIOC register $\leftarrow 0$	(1, 2)
Timer RJ Assign the TRJIO_0 pin to the corresponding port	(1, 2) Set the hardware LIN
Setting of bits TRJIO_0SEL0 to TRJIO_0SEL2 in the TRJ_0SR register	function to be selected
UARTO Assign the RXD_i pin to the corresponding port	(the TIOSEL bit in the
Setting of the RXD_0SEL bit in the U_0SR register	TRJIOC register to 1).
or bits RXD_1SEL0 and RXD_1SEL1 in the U_1SR register	If the wakeup function
INTx Assign the INTx pin to the corresponding port	is not necessary, the
Setting of the INTSR0 register	setting of the INTx pin can be omitted.
Timer RJ Set the count source (f1, f2, f8, or fOCO)	(1)
Bits TCK0 to TCK2 in TRJMR register	Set the count source and
<b>V</b>	TRJ register as appropriate
Timer RJ Set the Synch Break width	(1) for the Synch Break period.
TRJ register	
•	
Hardware LIN Set the LIN operation to stop	(1)
LINE bit in LINCT register $\leftarrow 0$	
Hardware LIN Set to slave mode	(1)
MST bit in LINCT register $\leftarrow 0$	
Hardware LIN Set the LIN operation to start	
LINE bit in LINCT register $\leftarrow 1$	Select the timing at which to
	unmask the RXD input for
¥	
Hardware LIN Set the RXD input unmasking timing	If the RXD input is selected
(After Synch Break detection or after Synch Field measurement)	to be unmasked after Synch Break detection, the Synch
SBE bit in LINCT register	Field signal is also input to
	UART.
*	(1)
Hardware LIN Set interrupts to enabled	
(Bus collision detection, Synch Break detection, Synch Field measurement)	
Bits BCIE, SBIE, and SFIE in LINCT register	
$(\mathbf{A})$	
Notes:	
1. When the previous communication completes normally and header field rece	eption is
performed again with the same settings, these settings can be omitted.	-
2. Although the timer-associated registers (TRJMR and TRJIOC) are set before	e the TRJ_0SR
register is set, there is no problem with this flow for the hardware LIN.	






Figure 22.7 Header Field Reception Flowchart Example (2)






Figure 22.8 Header Field Reception Flowchart Example (3)



## 22.4.3 Bus Collision Detection Function

The bus collision detection function can be used if UART0 is enabled for transmission (TE bit in the U0C1 register = 1 (transmission enabled)). To detect a bus collision during Synch Break transmission, set the BCE bit in the LINCR2 register to 1 (bus collision detection enabled).

Figures 22.9 shows an Operation Example when Bus Collision is Detected.




Figure 22.9 Operation Example when Bus Collision is Detected



# 22.4.4 Hardware LIN Completion Processing

Figure 22.10 shows an Example of Hardware LIN Communication Completion Flowchart.

- Use the following timing for hardware LIN completion processing:
- If the hardware bus collision detection function is used
- Perform hardware LIN completion processing after checksum transmission completes.
- If the bus collision detection function is not used
  - Perform hardware LIN completion processing after header field transmission and reception complete.




Figure 22.10 Example of Hardware LIN Communication Completion Flowchart



### 22.5 Interrupt Requests

There are four interrupt requests generated by the hardware LIN: Synch Break detection, Completion of Synch Break generation, Completion of Synch Field measurement, and bus collision detection. These interrupts are shared with timer RJ.

Table 22.3 lists the Hardware LIN Interrupt Requests.

Table 22.3 Hardware LIN Interrupt Requests

Interrupt Request	Status Flag	Interrupt Source
Synch Break detection	SBDCT	Generated when timer RJ underflows after the low level duration for the RXD input is measured, or when a low level is input for a duration longer than the Synch Break period during communication.
Completion of Synch Break generation		Generated when a low level output to TXD for the duration set by timer RJ is completed.
Completion of Synch Field measurement	SFDCT	Generated when measurement for 6 bits of the Synch Field by timer RJ is completed.
Bus collision detection	BCDCT	Generated when the RXD input and TXD output values are different at the data latch timing while UART0 is enabled for transmission.



### 22.6 Notes on Hardware LIN

For the time-out processing of the header and response fields, use another timer to measure the duration of time with a Synch Break detection interrupt as the starting point.



# 23. A/D Converter

The A/D converter consists of one 10-bit successive approximation A/D converter circuit with a capacitive coupling amplifier. The analog inputs, AN0 to AN11, share pins P0\_0 to P0\_7 and P1\_0 to P1\_3.

# 23.1 Overview

Table 23.1 lists the A/D Converter Performance. Figure 23.1 shows the A/D Converter Block Diagram.

Item	Performance
A/D conversion method	Successive approximation (with capacitive coupling amplifier)
Analog input voltage (1)	0 V to AVCC
Operating clock $\phi AD^{(2)}$	fAD, fAD divided by 2, fAD divided by 4, fAD divided by 8 (fAD = f1 or fHOCO-F)
Resolution	8 bits or 10 bits selectable
Absolute accuracy	AVCC = Vref = 5 V, $\phi$ AD = 20 MHz• 8-bit resolution• 10-bit resolution• 3 LSBAVCC = Vref = 3.0 V, $\phi$ AD = 10 MHz• 8-bit resolution• 2 LSB• 10-bit resolution• 5 LSB
Operating mode	One-shot mode, repeat mode 0, repeat mode 1, single sweep mode, and repeat sweep mode
Analog input pin	12 pins (AN0 to AN11)
A/D conversion start condition	<ul> <li>Software trigger</li> <li>Timer RC</li> <li>Event input trigger from event link controller (ELC) (Refer to 23.3.3 A/D Conversion Start Condition)</li> </ul>
Conversion rate per pin <sup>(3)</sup> (\u00f6AD = fAD)	Minimum 44

Table 23.1 A/D Converter Performance


Notes:

1. When the analog input voltage exceeds the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

2. Refer to Table 28.3 A/D Converter Characteristics for the operating clock  $\phi$ AD.

3. The conversion rate per pin is a minimum of 44  $\phi$ AD cycles for 8-bit and 10-bit resolution.





RENESAS

Pin Name	I/O	Function
AVCC	Input	Power supply input for the analog block
AVSS	Input	Ground input for the analog block
AN0	Input	Analog input for port P0 group
AN1	Input	
AN2	Input	
AN3	Input	
AN4	Input	
AN5	Input	
AN6	Input	
AN7	Input	
AN8	Input	Analog input for port P1 group
AN9	Input	
AN10	Input	
AN11	Input	

Table 23.2	A/D Converter Pin Configuration
------------	---------------------------------



# 23.2 Registers

Table 23.3 lists the A/D Converter Register Configuration.


Register Name	Symbol	After Reset	Address	Access Size	
On-Chip Reference Voltage Control Register	OCVREFCR	00h	00032h	8	
A/D Register 0	AD0	00h	00200h	8 or 16 <sup>(1)</sup>	
		00h	00201h		
A/D Register 1	AD1	00h	00202h	8 or 16 <sup>(1)</sup>	
		00h	00203h		
A/D Register 2	AD2	00h	00204h	8 or 16 <sup>(1)</sup>	
		00h	00205h		
A/D Register 3	AD3	00h	00206h	8 or 16 <sup>(1)</sup>	
		00h	00207h		
A/D Register 4	AD4	00h	00208h	8 or 16 <sup>(1)</sup>	
		00h	00209h		
A/D Register 5	AD5	00h	0020Ah	8 or 16 <sup>(1)</sup>	
		00h	0020Bh		
A/D Register 6	AD6	00h	0020Ch	8 or 16 <sup>(1)</sup>	
		00h	0020Dh		
A/D Register 7	AD7	00h	0020Eh	8 or 16 <sup>(1)</sup>	
		00h	0020Fh		
A/D Mode Register	ADMOD	00h	00214h	8	
A/D Input Select Register	ADINSEL	11000000b	00215h	8	
A/D Control Register 0	ADCON0	00h	00216h	8	
A/D Control Register 1	ADCON1	00h	00217h	8	

Note:

1. For details on access, refer to the description of the individual registers.



# 23.2.1 On-Chip Reference Voltage Control Register (OCVREFCR)



Bit	Symbol	Bit Name	Function	R/W
b0	VREFMON	On-chip reference voltage to analog input connect bit <sup>(1)</sup>	<ul><li>0: On-chip reference voltage and analog input are cut off</li><li>1: On-chip reference voltage and analog input are connected</li></ul>	R/W
b1	—	Reserved	Set to 0.	R/W
b2	—			
b3	—			
b4	—			
b5	—			
b6	—			
b7	—			

Note:

 When the on-chip reference voltage is used as an analog input, first set the ADEX0 bit in the ADCON1 register to 1 (on-chip reference voltage selected) and then set the VREFMON bit to 1 (on-chip reference voltage and analog input are connected).

When the on-chip reference voltage is not used as an analog input, first set the VREFMON bit to 0 (on-chip reference voltage and analog input are cut off) and then set the ADEX0 bit to 0 (extended analog input pin not selected).

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the OCVREFCR register. If the contents of the OCVREFCR register are rewritten during A/D conversion, the conversion result is undefined.



# 23.2.2 A/D Register i (ADi) (i = 0 to 7)

Address 00200h (AD0), 00202h (AD1), 00204h (AD2), 00206h (AD3), 00208h (AD4), 0020Ah (AD5), 0020Ch (AD6), 0020Eh (AD7)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
After Reset	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol		—	—	—	—	—	AD9	AD8
After Reset	0	0	0	0	0	0	0	0

		Function					
Bit	Symbol	10-Bit Mode	8-Bit Mode	R/W			
		(BITS Bit in ADCON1 Register = 1)	(BITS Bit in ADCON1 Register = 0)				
b0	AD0	8 low-order bits of A/D conversion result	A/D conversion result	R			
b1	AD1			R			
b2	AD2			R			
b3	AD3			R			
b4	AD4			R			
b5	AD5			R			
b6	AD6			R			
b7	AD7			R			
b8	AD8	2 high-order bits of A/D conversion result	The read value is 0.	R			
b9	AD9			R			
b10	—	Nothing is assigned. The write value must be	0. The read value is 0.	—			
b11	—						
b12	_						
b13	—						
b14	—						
b15		Reserved	The read value is undefined.	R			

If the contents of the ADCON1, ADMOD, ADINSEL, or OCVREFCR register are written during A/D conversion, the conversion result is undefined.

When using the A/D converter in 10-bit mode, repeat mode 0, repeat mode 1, or repeat sweep mode, access the ADi register in 16-bit units. Do not access it in 8-bit units.



# 23.2.3 A/D Mode Register (ADMOD)

Address	00214h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ADCAP1	ADCAP0	MD2	MD1	MD0	CKS2	CKS1	CKS0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	CKS0 CKS1	Division select bits	<ul> <li>b1 b0</li> <li>0 0: fAD divided by 8</li> <li>0 1: fAD divided by 4</li> <li>1 0: fAD divided by 2</li> <li>1 1: fAD divided by 1 (no division)</li> </ul>	R/W R/W
b2	CKS2	Clock source select bit (1)	0: f1 selected 1: fHOCO-F selected	R/W
b3	MD0	A/D operating mode select bits <sup>(2)</sup>	b5 b4 b3	R/W
b4	MD1		0 0 0: One-shot mode 0 0 1: Do not set.	R/W
b5	MD2		<ul> <li>0 1 0: Repeat mode 0</li> <li>0 1 1: Repeat mode 1</li> <li>1 0 0: Single sweep mode</li> <li>1 0 1: Do not set.</li> <li>1 1 0: Repeat sweep mode</li> <li>1 1 1: Do not set.</li> </ul>	R/W
b6	ADCAP0	A/D conversion trigger select bits	0 0: A/D conversion is started by software trigger	R/W
b7	ADCAP1		<ul> <li>(ADST bit in ADCON0 register)</li> <li>1: Do not set.</li> <li>0: A/D conversion is started by conversion trigger from timer RC</li> <li>1: A/D conversion is started by event input trigger from ELC</li> </ul>	R/W

Notes:

1. Stop A/D conversion before switching the clock source. After the CKS2 bit has been changed, allow two or more cycles of the fHOCO-F clock to elapse before starting A/D conversion.

2. When performing A/D conversion in single sweep mode or repeat sweep mode, set bits CH2 to CH0 in the ADINSEL register to 000b.

If the ADMOD register is rewritten during A/D conversion, the conversion result is undefined.

### CKS2 Bit (Clock source select bit)

This bit is used to select the fAD clock to be used by the A/D converter.



# 23.2.4 A/D Input Select Register (ADINSEL)

Address	00215h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ADGSEL1	ADGSEL0	SCAN1	SCAN0	_	CH2	CH1	CH0
After Reset	1	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CH0	Analog input pin select bits <sup>(1)</sup>	Refer to Table 23.4 Analog Input Pin Selection	R/W
b1	CH1			R/W
b2	CH2			R/W
b3	—	Reserved	The write value must be 0. The read value is 0.	R/W
b4	SCAN0	A/D sweep pin count select bits	b5 b4	R/W
b5	SCAN1		0 0: 2 pins 0 1: 4 pins 1 0: 6 pins 1 1: 8 pins	R/W
b6	ADGSEL0	A/D input group select bits	b7 b6 0 0: Port P0 group selected	R/W
b7	ADGSEL1		<ul> <li>0 1: Port P1 group selected</li> <li>1 0: Do not set.</li> <li>1 1: Port group not selected</li> </ul>	R/W

Note:

1. When performing A/D conversion in single sweep mode or repeat sweep mode, set bits CH2 to CH0 in the ADINSEL register to 000b.


If the ADINSEL register is rewritten during A/D conversion, the conversion result is undefined.

### Table 23.4 Analog Input Pin Selection

Bits CH2 to CH0	Bits ADGSEL1 and ADGSEL0 = 00b	Bits ADGSEL1 and ADGSEL0 = 01b
000b	ANO	AN8
001b	AN1	AN9
010b	AN2	AN10
011b	AN3	AN11
100b	AN4	
101b	AN5	Do not set.
110b	AN6	
111b	AN7	



#### 23.2.5 A/D Control Register 0 (ADCON0)




# ADST Bit (A/D conversion start flag)

[Conditions for setting to 1] When A/D conversion starts and while A/D conversion is in progress. [Condition for setting to 0] When A/D conversion stops.

The ADST bit operates as follows:

- If A/D conversion is started by a software trigger in one-shot mode, the ADST bit is set to 0 when A/D conversion ends.
- If A/D conversion is started by a software trigger in single sweep mode, the ADST bit is set to 0 when A/D conversion ends.
- When 1 is written to the ADST bit by a program, it is set to 1 (A/D conversion starts) after start processing time (refer to Table 23.5 Number of Cycles for A/D Conversion Items). Thus, if this bit is read immediately after 1 is written, it may be read as 0 (A/D conversion stops) (refer to Figure 23.2).
- If A/D conversion is forcibly stopped by writing 0 to the ADST bit, allow two or more cycles of the  $\phi$ AD clock for end processing before writing 1 to the ADST bit.





# 23.2.6 A/D Control Register 1 (ADCON1)

Address	Address 00217h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ADDDAEL	ADDDAEN	ADSTBY	BITS	—			ADEX0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ADEX0	Extended analog input pin select bit <sup>(1)</sup>	0: Extended analog input pin not selected 1: On-chip reference voltage selected <sup>(2, 3, 4)</sup>	R/W
b1	_	Reserved	Set to 0.	R/W
b2	—			
b3	—			
b4	BITS	8/10-bit mode select bit	0: 8-bit mode 1: 10-bit mode	R/W
b5	ADSTBY	A/D standby bit <sup>(5)</sup>	0: A/D operation stops (standby) 1: A/D operation enabled	R/W
b6	ADDDAEN	A/D open-circuit detection assist function enable bit <sup>(4, 6, 7)</sup>	0: Disabled 1: Enabled	R/W
b7	ADDDAEL	A/D open-circuit detection assist method select bit <sup>(6, 7)</sup>	0: Discharge before conversion 1: Precharge before conversion	R/W

Notes:

1. When the on-chip reference voltage is used as analog input, first set the ADEX0 bit to 1 (on-chip reference voltage selected) and then set the VREFMON bit in the OCVREFCR register to 1 (on-chip reference voltage and analog input are connected).

When the on-chip reference voltage is not used as analog input, first set the VREFMON bit to 0 (on-chip reference voltage and analog input are cut off) and then set the ADEX0 bit to 0 (extended analog input pin not selected).

- 2. Do not set to 1 (on-chip reference voltage selected) in single sweep mode or repeat sweep mode.
- 3. When the ADEX0 bit is 1 (on-chip reference voltage selected), the settings of bits CH0 to CH2 in the ADINSEL register and bits ADGSEL0 and ADGSEL1 (analog input AN0 to AN11 selected) are disabled, and on-chip reference voltage is selected. When on-chip reference voltage is used, set bits CH2 to CH0 in the ADINSEL register to 000b.

For details on the operation when 1 (on-chip reference voltage selected), refer to 23.3.7 On-Chip Reference Voltage (OCVREF).

- 4. When the on-chip reference voltage is used (ADEX0 = 1), set the ADDDAEN bit to 0 (A/D open-circuit detection assist function disabled).
- 5. When the ADSTBY bit is changed from 0 (A/D operation stops) to 1 (A/D operation enabled), wait for one  $\phi$ AD cycle or more before starting A/D conversion.
- To enable the A/D open-circuit detection assist function, select the conversion start state with the ADDDAEL bit after setting the ADDDAEN bit to 1 (enabled).

The conversion result with an open circuit varies according to external circuits. Careful evaluation should be performed according to the system before using this function.

7. When bits ADDDAEN and ADDDAEL are rewritten, allow at least one cycle of fAD to elapse before starting A/D conversion.

If the ADCON1 register is rewritten during A/D conversion, the conversion result is undefined.




# 23.3 Items Common to Multiple Modes

#### 23.3.1 Input/Output Pins


The analog inputs, AN0 to AN11, share pins P0\_0 to P0\_7 and P1\_0 to P1\_3. When using the pins AN0 to AN11 as input, set the corresponding port direction bit to 0 (input mode). After changing the A/D operating mode, the analog input pin must be selected again.

# 23.3.2 A/D Conversion Cycles

Figure 23.3 shows a Timing Diagram of A/D Conversion. Figure 23.4 shows the A/D Conversion Cycles ( $\phi$ AD = fAD).







#### Figure 23.4 A/D Conversion Cycles ( $\phi$ AD = fAD)



Table 23.5 lists the Number of Cycles for A/D Conversion Items. The A/D conversion time is defined as follows.

The start process time varies depending on which  $\phi AD$  is selected.

When 1 (A/D conversion starts) is written to the ADST bit in the ADCON0 register, an A/D conversion starts after the start process time has elapsed. Reading the ADST bit before the A/D conversion returns 0 (A/D conversion stops).

In the modes where an A/D conversion is performed on multiple pins or multiple times, the between-execution process time is inserted between the A/D conversion execution time for one pin and the next A/D conversion time.

In one-shot mode and single sweep mode, the ADST bit is set to 0 during the end process time and the last A/D conversion result is stored in the ADi register (i = 0 to 7).

- In one-shot mode Start process time + A/D conversion execution time + end process time
- When two pins are selected in single sweep mode Start process time + (A/D conversion execution time + between-execution process time + A/D conversion execution time) + end process time

Table 23.5 Number of Cycles for A/D Conversion Items

	A/D Conversion Item	Number of Cycles
Start process time	$\phi AD = fAD$	1 or 2 fAD cycles
	$\phi AD = fAD$ divided by 2	2 or 3 fAD cycles
	$\phi AD = fAD$ divided by 4	3 or 4 fAD cycles
	$\phi AD = fAD$ divided by 8	5 or 6 fAD cycles
A/D conversion	Open-circuit detection disabled	40 \u00f6AD cycles + 1 to 3 fAD cycles
execution time	Open-circuit detection enabled	42 ¢AD cycles + 1 to 3 fAD cycles
Between-execution process time		1 ¢AD cycle
End process time		2 or 3 fAD cycles



## 23.3.3 A/D Conversion Start Condition

A software trigger, trigger from timer RC and event input trigger from the event link controller (ELC) are used as A/D conversion start triggers.

Figure 23.5 shows the A/D Conversion Start Control Unit Block Diagram (j = A, B, C, or D).




Figure 23.5 A/D Conversion Start Control Unit Block Diagram (j = A, B, C, or D)

## 23.3.3.1 Software Trigger

A software trigger is selected when bits ADCAP1 and ADCAP0 in the ADMOD register are set to 00b (software trigger).

The A/D conversion starts when the ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).



# 23.3.3.2 Trigger from Timer RC

This trigger is selected when bits ADCAP1 and ADCAP0 in the ADMOD register are set to 10b (timer RC). To use this function, the following conditions must be met:

- Bits ADCAP1 and ADCAP0 in the ADMOD register are set to 10b (timer RC).
- Timer RC is used in the output compare function (timer mode, PWM mode, PWM2 mode).
- The ADTRGjE bit (j = A, B, C, D) in the TRCADCR register is set to 1 (A/D trigger occurs at compare match with TRCGRj register).
- The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).

When the IMFj bit in the TRCSR register is changed from 0 to 1, A/D conversion starts. Refer to **17. Timer RC**, **17.3.1 Timer Mode**, **17.3.2 PWM Mode**, and **17.3.3 PWM2 Mode** for details on timer RC and the output compare function (timer mode, PWM mode, and PWM2 mode).

# 23.3.3.3 Event Input Trigger from Event Link Controller (ELC)

When bits ADCAP1 and ADCAP0 in the ADMOD register are set to 11b (event input trigger from ELC), A/D conversion can be started by event input from the ELC. An example using INTO as the A/D conversion start trigger is described below:

The example using itero as the TVD conversion start trigger is described ber

- Set bits ADCAP1 and ADCAP0 in the ADMOD register to 11b.
- Set the INT0EN bit in the INTEN register to 1 (INT0 input enabled), the INT0PL bit to 0 (one edge), and the INT0POL bit in the INTPOL register to 0 (falling edge selected).
- Set the PD4\_5 bit in the PD4 register to 0 (input mode).
- Select the INTO digital filter using bits INTOFO and INTOF1 in the INTF register.
- Set bits ELSEL3 to ELSEL0 in the ELSELR0 register to 0001b (A/D converter selected as link destination peripheral module)
- Set the ADST bit in the ADCON0 register to 1 (A/D conversion starts).

When the input to the  $\overline{INT0}$  pin changes from high to low, A/D conversion starts.



# 23.3.4 A/D Conversion Result

The A/D conversion result is stored in the ADi register (i = 0 to 7). The register where the result is stored varies depending on the A/D operating mode used. Values cannot be written to the ADi register.

In repeat mode 0, no interrupt request is generated. After the first A/D conversion is completed, determine if the A/D conversion time has elapsed by a program.

In one-shot mode, repeat mode 1, single sweep mode, and repeat sweep mode, an interrupt request is generated at certain times, such as when an A/D conversion completes (the IR bit in the ADIC register is set to 1).

However, in repeat mode 1 and repeat sweep mode, A/D conversion continues after an interrupt request is generated. Read the ADi register before the next A/D conversion is completed, since at completion the ADi register is rewritten with the new value.

In one-shot mode and single sweep mode, when bits ADCAP1 and ADCAP0 in the ADMOD register is set to 00b (software trigger), the ADST bit in the ADCON0 register is used to determine whether the A/D conversion or sweep has completed.

During an A/D conversion operation, if the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program to forcibly terminate A/D conversion, the conversion result of the A/D converter is undefined. An A/D conversion interrupt request may be generated depending the timing when the ADST bit is written. When the ADST bit is set to 0 by a program, do not use the value of the ADi register or an A/D conversion interrupt.

During an A/D conversion operation, after the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program to forcibly end the conversion, allow at least two cycles of the  $\phi$ AD clock before writing 1 to the ADST bit to ensure time for end processing.

## 23.3.5 Resolution (8-Bit/10-Bit Mode)

Either 8 bits or 10 bits can be selected as the resolution of the A/D converter. 8-bit/10 bit mode can be selected by the BITS bit in the ADCON1 register.

#### 23.3.6 Low-Current-Consumption Function

When the A/D converter is not used, power consumption can be reduced by setting the ADSTBY bit in the ADCON1 register to 0 (A/D operation stops (standby)) to shut off any analog circuit current flow.

To use the A/D converter, set the ADSTBY bit to 1 (A/D operation enabled) and wait for at least one  $\phi$ AD cycle before setting the ADST bit in the ADCON0 register to 1 (A/D conversion starts). Do not write 1 to bits ADST and ADSTBY at the same time.

Also, do not set the ADSTBY bit to 0 (A/D operation stops (standby)) during A/D conversion.

#### 23.3.7 On-Chip Reference Voltage (OCVREF)

In one-shot mode, repeat mode 0, and repeat mode 1, the on-chip reference voltage (OCVREF) can be used as an analog input.

Any variation in VREF can be confirmed using the on-chip reference voltage.

Use the ADEX0 bit in the ADCON1 register and the VREFMON bit in the OCVREFCR register to select the on-chip reference voltage.


When setting the ADEX0 bit to 1, select bits CH2 to CH0 in the ADINSEL register to be 000b. The A/D conversion result of the on-chip reference voltage in repeat mode 1 is stored in one of registers AD0 to AD7, depending on the number of conversions.

#### 23.3.8 A/D Open-Circuit Detection Assist Function


To suppress influences of the analog input voltage leakage from the previously converted channel during A/D conversion operation, a function is provided that sets and holds the electric charge on the chopper amp capacitor to a predetermined state (AVCC or GND) before starting conversion.

This function enables more reliable detection of an open circuit in the wiring connected to the analog input pins. Figure 23.6 shows the A/D Open-Circuit Detection Example on AVCC Side (Precharge before Conversion Selected) (i = 0 to 11) and Figure 23.7 shows the A/D Open-Circuit Detection Example on AVSS Side (Discharge before Conversion Selected) (i = 0 to 11).





Selected) (i = 0 to 11)



Selected) (i = 0 to 11)

#### 23.4 One-Shot Mode

In one-shot mode, the input voltage to one pin selected from among AN0 to AN11 or OCVREF is A/D converted once.

Table 23.6 lists the One-Shot Mode Specifications.

Table 23.6	One-Shot Mode S	Specifications
------------	-----------------	----------------

Item	Specification
Function	The input voltage to the pin selected by bits CH0 to CH2 and bits ADGSEL0 and ADGSEL1 in the ADINSEL register or the ADEX0 bit in the ADCON1 register is A/D converted once. <sup>(1)</sup>
Resolution	8 bits or 10 bits
A/D conversion start condition	<ul> <li>Software trigger</li> <li>Timer RC</li> <li>Event input trigger from ELC (refer to 23.3.3 A/D Conversion Start Condition)</li> </ul>
A/D conversion stop condition	<ul> <li>A/D conversion completes (If bits ADCAP1 and ADCAP0 in the ADMOD register are set to 00b (software trigger), the ADST bit in the ADCON0 register is set to 0.)</li> <li>Set the ADST bit to 0</li> </ul>
Interrupt request generation timing	When A/D conversion completes
Analog input pin	One pin selectable from among AN0 to AN11 or OCVREF.
Storage resister for A/D conversion result	AD0 register: AN0, AN8, OCVREF AD1 register: AN1, AN9 AD2 register: AN2, AN10 AD3 register: AN3, AN11 AD4 register: AN4 AD5 register: AN5 AD6 register: AN6 AD7 register: AN7
Reading of result of A/D converter	Read the registers from AD0 to AD7 corresponding to the selected pin.

Note:

1. When setting the ADEX0 bit to 1 (on-chip reference voltage selected), set bits CH2 to CH0 in the ADINSEL register to 000b.



#### 23.5 Repeat Mode 0

In repeat mode 0, the input voltage to one pin selected from among AN0 to AN11, or OCVREF is A/D converted repeatedly.

Table 23.7 lists the Repeat Mode 0 Specifications.

Table 23.7 Rep	eat Mode (	<b>0</b> Specifications
----------------	------------	-------------------------

Item	Specification
Function	The input voltage to the pin selected by bits CH0 to CH2 and bits ADGSEL0 and ADGSEL1 in the ADINSEL register or the ADEX0 bit in the ADCON1 register is A/D converted repeatedly. <sup>(1)</sup>
Resolution	8 bits or 10 bits
A/D conversion start condition	<ul> <li>Software trigger</li> <li>Timer RC</li> <li>Event input trigger from ELC (refer to 23.3.3 A/D Conversion Start Condition)</li> </ul>
A/D conversion stop condition	Set the ADST bit in the ADCON0 register to 0
Interrupt request generation timing	Not generated
Analog input pin	One pin selectable from among AN0 to AN11, or OCVREF.
Storage resister for A/D conversion result	AD0 register: AN0, AN8, OCVREF AD1 register: AN1, AN9 AD2 register: AN2, AN10 AD3 register: AN3, AN11 AD4 register: AN4 AD5 register: AN5 AD6 register: AN6 AD7 register: AN7
Reading of result of A/D converter	Read the registers from AD0 to AD7 corresponding to the selected pin.

Note:

1. When setting the ADEX0 bit to 1 (on-chip reference voltage selected), set bits CH2 to CH0 in the ADINSEL register to 000b.



# 23.6 Repeat Mode 1


In repeat mode 1, the input voltage to one pin selected from among AN0 to AN11, or OCVREF is A/D converted repeatedly.

Table 23.8 lists the Repeat Mode 1 Specifications. Figure 23.8 shows an Operation Example in Repeat Mode 1.

Table 23.8	Repeat Mode 1 Specifications
------------	------------------------------

Item	Specification
Function	The input voltage to the pin selected by bits CH0 to CH2 and bits ADGSEL0 and ADGSEL1 in the ADINSEL register or the ADEX0 bit in the ADCON1 register is A/D converted repeatedly.
Resolution	8 bits or 10 bits
A/D conversion start condition	<ul> <li>Software trigger</li> <li>Timer RC</li> <li>Event input trigger from ELC (refer to 23.3.3 A/D Conversion Start Condition)</li> </ul>
A/D conversion stop condition	Set the ADST bit in the ADCON0 register to 0
Interrupt request generation timing	When the A/D conversion result is stored in the AD7 register.
Analog input pin	One pin selectable from among AN0 to AN11, or OCVREF.
Storage resister for A/D conversion result	AD0 register: 1st A/D conversion result, 9th A/D conversion result AD1 register: 2nd A/D conversion result, 10th A/D conversion result AD2 register: 3rd A/D conversion result, 11th A/D conversion result AD3 register: 4th A/D conversion result, 12th A/D conversion result AD4 register: 5th A/D conversion result, 13th A/D conversion result AD5 register: 6th A/D conversion result, 14th A/D conversion result AD6 register: 7th A/D conversion result, 15th A/D conversion result AD7 register: 8th A/D conversion result, 16th A/D conversion result
Reading of result of A/D converter	Read registers AD0 to AD7.





#### Figure 23.8 **Operation Example in Repeat Mode 1**



#### 23.7 Single Sweep Mode

In single sweep mode, the input voltages to two, four, six, or eight pins selected from among AN0 to AN11 are A/D converted once.


Table 23.9 lists the Single Sweep Mode Specifications. Figure 23.9 shows an Operation Example in Single Sweep Mode.

ltem	Specification	
Function	The input voltages to the pins selected by bits ADGSEL0 and ADGSEL1 and bits SCAN0 and SCAN1 in the ADINSEL register are A/D converted once.	
Resolution	8 bits or 10 bits	
A/D conversion start condition	<ul> <li>Software trigger</li> <li>Timer RC</li> <li>Event input trigger from ELC (refer to 23.3.3 A/D Conversion Start Condition)</li> </ul>	
A/D conversion stop condition	<ul> <li>If two pins are selected, when A/D conversion of the two selected pins completes (the ADST bit in the ADCON0 register is set to 0).</li> <li>If four pins are selected, when A/D conversion of the four selected pins completes (the ADST bit is set to 0).</li> <li>If six pins are selected, when A/D conversion of the six selected pins completes (the ADST bit is set to 0).</li> <li>If eight pins are selected, when A/D conversion of the eight selected pins completes (the ADST bit is set to 0).</li> <li>Set the ADST bit is set to 0).</li> </ul>	
Interrupt request generation timing	<ul> <li>If two pins are selected, when A/D conversion of the two selected pins completes.</li> <li>If four pins are selected, when A/D conversion of the four selected pins completes.</li> <li>If six pins are selected, when A/D conversion of the six selected pins completes.</li> <li>If eight pins are selected, when A/D conversion of the eight selected pins completes.</li> </ul>	
Analog input pin <sup>(1)</sup>	AN0 to AN1 (2 pins), AN8 to AN9 (2 pins), AN0 to AN3 (4 pins), AN8 to AN11 (4 pins), AN0 to AN5 (6 pins), AN0 to AN7 (8 pins) (Selectable by bits SCAN1 and SCAN0 and bits ADGSEL1 and ADGSEL0.)	
Storage resister for A/D conversion result	AD0 register: AN0, AN8 AD1 register: AN1, AN9 AD2 register: AN2, AN10 AD3 register: AN3, AN11 AD4 register: AN4 AD5 register: AN5 AD6 register: AN6 AD7 register: AN7	
Reading of result of A/D converter	Read the registers from AD0 to AD7 corresponding to the selected pin.	

Table 23.9 Single Sweep Mode Specifications

Note:

1. When executing single-sweep mode, set bits CH2 to CH0 in the ADINSEL register to 000b.





#### 23.8 Repeat Sweep Mode

In repeat sweep mode, the input voltages to two, four, six, or eight pins selected from among AN0 to AN11 are A/D converted repeatedly.

Table 23.10 lists the Repeat Sweep Mode Specifications. Figure 23.10 shows an Operation Example in Repeat Sweep Mode.


Table 23.10	Repeat Sweep I	Node Specifications
	ltom	

Item	Specification		
Function	The input voltages to the pins selected by bits ADGSEL0 and ADGSEL1 and bits SCAN0 and SCAN1 in the ADINSEL register are A/D converted repeatedly.		
Resolution	8 bits or 10 bits		
A/D conversion start condition	<ul> <li>Software trigger</li> <li>Timer RC</li> <li>Event input trigger from ELC (refer to 23.3.3 A/D Conversion Start Condition)</li> </ul>		
A/D conversion stop condition	Set the ADST bit in the ADCON0 register to 0		
Interrupt request generation timing	<ul> <li>If two pins are selected, when A/D conversion of the two selected pins completes.</li> </ul>		
	<ul> <li>If four pins are selected, when A/D conversion of the four selected pins completes.</li> </ul>		
	<ul> <li>If six pins are selected, when A/D conversion of the six selected pins completes.</li> <li>If eight pins are selected, when A/D conversion of the eight selected pins completes.</li> </ul>		
Analog input pin <sup>(1)</sup>	AN0 and AN1 (2 pins), AN8 and AN9 (2 pins), AN0 to AN3 (4 pins), AN8 to AN11 (4 pins), AN0 to AN5 (6 pins), AN0 to AN7 (8 pins) (Selectable by bits SCAN0 and SCAN1 and bits ADGSEL0 and ADGSEL1.)		
Storage resister for A/D conversion result	AD0 register: AN0, AN8 AD1 register: AN1, AN9 AD2 register: AN2, AN10 AD3 register: AN3, AN11 AD4 register: AN4 AD5 register: AN5 AD6 register: AN6 AD7 register: AN7		
Reading of result of A/D converter	Read the registers from AD0 to AD7 corresponding to the selected pin.		

Note:

1. When executing repeat-sweep mode, set bits CH2 to CH0 in the ADINSEL register to 000b.







#### 23.9 Output Impedance of Sensor during A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 23.11 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, internal resistance of microcomputer be R, precision (error) of the A/D converter be X, and the resolution of A/D converter be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

VC is generally VC = VIN 
$$\left\{ 1 - e^{-\frac{1}{C(R0+R)}t} \right\}$$

And when t = T, VC = VIN -  $\frac{X}{Y}$  VIN = VIN  $\left(1 - \frac{X}{Y}\right)$ 

$$e^{-\frac{1}{C(R0+R)}T} = \frac{X}{Y}$$
$$-\frac{1}{C(R0+R)}T = \ln\frac{X}{Y}$$

Hence,  $R0 = -\frac{T}{C \bullet \ln \frac{X}{V}} - R$ 

Figure 23.11 shows the Analog Input Pin and External Sensor Equivalent Circuit. When the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN-(0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1LSB at time of A/D conversion in the 10-bit mode. The actual error, however, is the value of absolute precision added to 0.1LSB.

When  $\phi AD = 20$  MHz, T = 0.8  $\mu$ s. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.

T = 0.8 µs, R = 10 kΩ, C = 6.0 pF, X = 0.1, and Y = 1024.  
Hence, R0 = 
$$-\frac{0.8 \times 10^{-6}}{6.0 \times 10^{-12} \bullet \ln \frac{0.1}{1024}} -10 \times 10^3 \doteq 4.4 \times 10^3$$

Thus, the allowable output impedance of the sensor equivalent circuit, making the precision (error) 0.1 LSB or less, is approximately  $4.4 \text{ k}\Omega$  maximum.




Figure 23.11 Analog Input Pin and External Sensor Equivalent Circuit



# 23.10 Notes on A/D Converter

#### 23.10.1 Notes on A/D Conversion

- Write to registers ADMOD, ADINSEL, ADCON0 (other than ADST bit), ADCON1, and OCVREFCR when A/D conversion is stopped (before a trigger occurs).
- When using the A/D converter in repeat mode 0, repeat mode 1, or repeat sweep mode, the frequency of the CPU clock during A/D conversion must be set to be a frequency higher than that of the A/D converter operating clock  $\phi$ AD.
- Do not select fHOCO-F as  $\phi$ AD.
- Do not enter stop mode during A/D conversion.
- Do not enter wait mode during A/D conversion regardless of the state of the CM02 bit in the CM0 register (1: Peripheral function clock stops in wait mode or 0: Peripheral function clock does not stop in wait mode).
- Do not set the FMSTP bit in the FMR0 register to 1 (flash memory stops) or the FMR27 bit to 1 (low-currentconsumption read mode enabled) during A/D conversion. Otherwise, the A/D conversion result will be undefined.
- Do not set the CM10 bit in the CM1 register to 1 (all clocks stop (stop mode)) during A/D conversion.
- After setting the ADST bit in the ADCON0 register to 0 (A/D conversion stops) by a program during A/D conversion to forcibly end the conversion, allow two or more cycles of the  $\phi$ AD clock before writing 1 to the ADST bit to ensure time for end processing.

## 23.10.2 Clock Source Switching

• Stop A/D conversion before switching the clock source. After switching the clock source, wait for at least two cycles of the fHOCO-F clock to before starting A/D conversion.

[Changing procedure]

- (1) Set the ADST bit in the ADCON0 register to 0 (A/D conversion stops).
- (2) Change the CKS2 bit in the ADMOD register.
- (3) Wait for at least two cycles of the fHOCO-F clock.
- (4) Set the ADST bit in the ADCON0 register to 1 (A/D conversion starts).
- To change the clock source from fHOCO-F to another clock and then stop fHOCO-F, after switching the clock source, wait at least two cycles of fHOCO-F before stopping fHOCO-F.

[Changing procedure]

- (1) Set the ADST bit in the ADCON0 register to 0 (A/D conversion stops).
- (2) Change the CKS2 bit in the ADMOD register.
- (3) Wait for at least two cycles of the fHOCO-F clock.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

Notes:

- 1. Do not set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off) while fHOCO-F is selected as the clock source.
- 2. Do not change the division ratio of the high-speed on-chip oscillator set by the FRA2 register while fHOCO-F is selected as the count source.

#### 23.10.3 Pin Handling

Connect a 0.1  $\mu$ F capacitor between pins VREF and AVSS.



# 24. Comparator B

Comparator B compares a reference input voltage to an analog input voltage. Comparator B1 and comparator B3 are independent of each other.

## 24.1 Overview


The comparison result of the reference input voltage and analog input voltage can be read by software. An input to the IVREFi (i = 1 or 3) pin can be used as the reference input voltage.

Table 24.1 lists the Comparator B Specifications, Figure 24.1 shows the Comparator B Block Diagram, and Table 24.2 lists the I/O Pins.

Item	Specification
Analog input voltage	Input voltage to the IVCMPi pin
Reference input voltage	Input voltage to the IVREFi pin
Comparison result	Read from the INTiCOUT bit in the INTCMP register
Interrupt request generation timing	When the comparison result changes.
Selectable function	Digital filter function Whether the digital filter is used or not and the sampling frequency can be selected.

#### Table 24.1 Comparator B Specifications

i = 1 or 3







#### Table 24.2 I/O Pins

Pin Name	I/O	Function
IVCMP1	Input	Comparator B1 analog pin
IVREF1	Input	Comparator B1 reference voltage pin
IVCMP3	Input	Comparator B3 analog pin
IVREF3	Input	Comparator B3 reference voltage pin



#### 24.2 Registers

Table 24.3 lists the Comparator B Register Configuration.

## Table 24.3 Comparator B Register Configuration

Register Name	Symbol	After Reset	Address	Access Size
Comparator B Control Register 0	INTCMP	00h	00228h	8

# 24.2.1 Comparator B Control Register 0 (INTCMP)

Address	00228h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	INT3COUT	_	—	INT3CP0	INT1COUT			INT1CP0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	INT1CP0	Comparator B1 operation	0: Comparator B1 operation disabled	R/W
		enable bit	1: Comparator B1 operation enabled	
b1	—	Reserved	Set to 0.	R/W
b2	—	Nothing is assigned. The write	value must be 0. The read value is 0.	—
b3	INT1COUT	Comparator B1 monitor flag	0: IVCMP1 < IVREF1 or comparator B1 operation disabled 1: IVCMP1 > IVREF1	R
b4	INT3CP0	Comparator B3 operation enable bit	0: Comparator B3 operation disabled 1: Comparator B3 operation enabled	R/W
b5	—	Reserved	Set to 0.	R/W
b6		Nothing is assigned. The write	value must be 0. The read value is 0.	—
b7	INT3COUT	Comparator B3 monitor flag	0: IVCMP3 < IVREF3 or comparator B3 operation disabled 1: IVCMP3 > IVREF3	R



#### 24.3 Operation

Comparator B1 and comparator B3 operate independently. Their operations are the same. Table 24.4 lists the Procedure for Setting Registers Associated with Comparator B.

Step	Register	Bit	Setting Value				
1	<ul> <li>Select the function of pins IVCMPi and IVREFi. Refer to 14.4 I/O of Peripheral Functions.</li> <li>However, set registers and bits other than those listed in step 2 and later steps.</li> </ul>						
2	INTF	INTF Select whether the filter is used or not and the sampling clock.					
3	INTCMP	INTiCP0	1 (operation enabled)				
4	Wait for the comparator stabilization time (100 µs max.)						
5	INTEN	INTIEN	When using an interrupt: 1 (interrupt enabled)				
5		INTIPL	When using an interrupt: Select the input polarity.				
6	INTilC	ILVL2 to ILVL0	When using an interrupt: Select the interrupt priority level.				
ю		IR	When using an interrupt: 0 (no interrupt requested: initialization)				

Table 24.4	Procedure for Setting Registers Associated with Comparator B
------------	--

i = 1 or 3

Figure 24.2 shows a Comparator Bi Operation Example (i = 1 or 3).

If the analog input voltage is higher than the reference input voltage, the INTiCOUT bit in the INTCMP register is set to 1. If the analog input voltage is lower than the reference input voltage, the INTiCOUT bit is set to 0. To use the comparator Bi interrupt, set the INTIEN bit in the INTEN register to 1 (interrupt enabled). If the comparison result changes at this time, a comparator Bi interrupt request is generated. Refer to 24.4 Comparator B1 and Comparator B3 Interrupts for details on interrupts.




Figure 24.2 Comparator Bi Operation Example (i = 1 or 3)

#### 24.3.1 Comparator Bi Digital Filter (i = 1 or 3)

Comparator Bi can use the same digital filter as the  $\overline{INTi}$  input. The sampling clock can be selected by bits INTiF0 and INTiF1 in the INTF register. The INTiCOUT signal output from comparator Bi is sampled every sampling clock. When the level matches three times, the IR bit in the INTiIC register is set to 1 (interrupt requested).

Figure 24.3 shows the Comparator Bi Digital Filter Configuration (i = 1 or 3) and Figure 24.4 shows a Comparator Bi Digital Filter Operation Example (i = 1 or 3).





Figure 24.3 Comparator Bi Digital Filter Configuration (i = 1 or 3)





#### 24.4 Comparator B1 and Comparator B3 Interrupts

Comparator B generates interrupt requests from two sources, comparator B1 and comparator B3. The comparator Bi (i = 1 or 3) interrupt uses the same INTiIC register (bits IR and ILVL0 to ILVL2) as the  $\overline{INTi}$  input and a single vector.

To use the comparator Bi interrupt, set the INTIEN bit in the INTEN register to 1 (enabled). In addition, the polarity is selected with the INTIPL bit in the INTEN register and the INTIPOL bit in the INTPOL register. Inputs can also be passed through the digital filter with three different sampling clocks.



# 25. Touch Sensor Control Unit

The touch sensor control unit (TSCU) provides the functions required to control a capacitive touch electrode sensor. The unit measures the floating capacitance of the touch electrode connected to the measurement pin.

As shown in Figure 25.1, there exist electrostatic capacitances between the electrode and the surrounding conductors. Because the human body is an electrical conductor, when a finger is placed close to the electrode, the value of the floating capacitance increases.

The touch sensor control unit detects the increase in floating capacitance to determine whether the electrode is being touched or not.

For details on the measurement operation principles on the unit's capacitive touch electrode, refer to **25.4 Principles of Measurement Operation**.




Figure 25.1 Increased Floating Capacitance due to Presence of Finger



#### 25.1 Overview

Figure 25.2 shows the Touch Sensor Control Unit Block Diagram.

As shown in Figure 25.2, the touch sensor control unit consists of the status control, the secondary counter, and the primary counter.


The unit controls the ports and the counters to detect the floating capacitance of the capacitive touch electrode.

The operating clock for the touch sensor control unit is f1, f2 or f4, which ever is selected as the count source. The count source is supplied to each counter.

The touch sensor control unit has the following two operating modes:

• Single mode: Touches on a channel are detected.

• Scan mode: Touches on multiple channels are detected.





Pin Name	I/O	Description
CHxA0	Input/Output	Touch detection
CHxA1		
CHxB		Electrostatic capacitive touch detection control signal input
CHxC		
CH0	Input	Electrostatic capacitive touch detection pins
CH1		
CH2		
CH3		
CH4		
CH5		
CH6		
CH7		
CH8		
CH10		
CH11		
CH16		
CH17		
CH18		
CH19		
CH20		
CH21		
CH22		
CH23		
CH24		
CH25		
CH27		
CH28		
CH31		
CH32		
CH33		
CH34		
CH35		

# Table 25.1 Touch Sensor Control Unit Pin Configuration



# 25.2 Registers

Table 25.2 lists the Touch Sensor Control Unit Register Configuration.

Table 25.2	Touch Sensor Control Unit Register Configuration
------------	--

Register Name	Symbol	After Reset	Address	Access Size
TSCU Control Register 0	TSCUCR0	0000h	06B00h	16
TSCU Control Register 1	TSCUCR1	000000000010000b	06B02h	16
TSCU Mode Register	TSCUMR	00000001000000b	06B04h	16
TSCU Timing Control Register 0A	TSCUTCR0A	0000000001111111b	06B06h	16
TSCU Timing Control Register 0B	TSCUTCR0B	0000000001111111b	06B08h	16
TSCU Timing Control Register 1	TSCUTCR1	000000000000001b	06B0Ah	16
TSCU Timing Control Register 2	TSCUTCR2	0000h	06B0Ch	16
TSCU Timing Control Register 3	TSCUTCR3	0000h	06B0Eh	16
TSCU Channel Control Register	TSCUCHC	001111110000000b	06B10h	16
TSCU Flag Register	TSCUFR	0000h	06B12h	16
TSCU Status Counter Register	TSCUSTC	0000h	06B14h	16
TSCU Secondary Counter Set Register	TSCUSCS	000000000100000b	06B16h	16
TSCU Secondary Counter	TSCUSCC	00000000010000b	06B18h	16
TSCU Data Buffer Register	TSCUDBR	0000h	06B1Ah	16
TSCU Primary Counter	TSCUPRC	0000h	06B1Ch	16
TSCU Random Value Store Register 0	TSCURVR0	0000h	06B1Eh	16
TSCU Random Value Store Register 1	TSCURVR1	0000h	06B20h	16
TSCU Random Value Store Register 2	TSCURVR2	0000h	06B22h	16
TSCU Random Value Store Register 3	TSCURVR3	0000h	06B24h	16
TSCU Input Enable Register 0	TSIE0	0000h	06B26h	16
TSCU Input Enable Register 1	TSIE1	0000h	06B28h	16
TSCU Input Enable Register 2	TSIE2	0000h	06B2Ah	16
TSCUCHXA Select Register 0	TSCHSEL0	0000h	06B2Ch	16
TSCUCHXA Select Register 1	TSCHSEL1	0000h	06B2Eh	16
TSCUCHXA Select Register 2	TSCHSEL2	0000h	06B30h	16



# 25.2.1 TSCU Control Register 0 (TSCUCR0)

Address (	06B00h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol		—	TSCUCLK1	TSCUCLK0	TSCUSW	TSCUE	TSCUINIT	TSCUSTRT
After Reset	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	—	—	—	_	—	—	—
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TSCUSTRT	Measurement start bit	0: Measurement stops	R/W
			1: Measurement starts	
b1	TSCUINIT	TSCU control block initialize bit	Writing 1 to this bit initializes the TSCU control	R/W
			block and the registers. <sup>(1)</sup>	
b2	TSCUE	TSCU operation enable bit	0 0: TSCU operation OFF/TSCU software	R/W
b3	TSCUSW	TSCU software operation bit	operation OFF	R/W
			0 1: TSCU operation ON	
			1 0: TSCU software operation ON	
			1 1: Do not set.	
b4	TSCUCLK0	Count source select bits	b5 b4 0 0: f1	R/W
b5	TSCUCLK1	(clock switch for internal operation)	0 1: f2 (f1 clock divided by 2)	R/W
			1 0: f4 (f1 clock divided by 4)	
			1 1: Do not set.	
b6	—	Nothing is assigned. The write value	must be 0. The read value is 0.	—
b7				
b8				
b9				
b10				
b11	—			
b12				
b13	—			
b14	—			
b15	—			

Note:

1. The following are initialized:

• Registers TSCUSTC, TSCUPRC, TSCUSCC, TSCUDBR, and TSCUFR

• The TSCUSTRT bit in the TSCUCR0 register

• Bits CHCNT0 to CHCNT5 in the TSCUCHC register

• The TSCU control block (TSCU timing control counter)



#### **TSCUSTRT Bit (Measurement start bit)**

[Conditions for setting to 0]

- When this bit is set to 0 (forced stop) by a program.
- When measurement finishes while the TSCUCAP bit in the TSCUMR register is 0 (software trigger) and an interrupt request is generated.

• When 1 is written to the TSCUINIT bit.

[Condition for setting to 1]

When 1 is written to this bit by a program.

When the TSCUSTRT bit is set to 0 (measurement stops) while the TSCUCAP bit in the TSCUMR register is 0 (touch sensor measurement is started by software trigger), the value of each counter is retained. When the TSCUSTRT bit is set to 1 (measurement starts), measurement starts from the status where the measurement is stopped.

While the TSCUCAP bit is 1 (touch sensor measurement is started by external trigger), if an external trigger occurs when the TSCUSTRT bit is set to 0 and then set to 1, measurement starts from Status 1.

Make sure that initialization is performed using the TSCUINIT bit before setting the TSCUSTRT bit to 1.

# TSCUE Bit (TSCU operation enable bit) and TSCUSW Bit (TSCU software operation bit)

Bits TSCUE and TSCUSW are used to control the states of the TSCU pins.

When bits TSCUSW and TSCUE are set to 01b (TSCU operation ON), the states of the TSCU pins are controlled by the TSCU.

When bits TSCUSW and TSCUE are set to 10b (TSCU software operation ON), the states of the TSCU pins are controlled by user settings. Analog input is controlled by the following bits:

• Bits CHE00 to CHE08, CH10, and CH11 in the TSIE0 register

- Bits CHE16 to CHE25, CH27, CH28, and CHE31 in the TSIE1 register
- Bits CHE32 to CHE35 in the TSIE2 register
- Bits CHSELXA0SW, CHSELXA1SW, and CHSELXBCSW in the TSCUCR1 register



25.2.2

#### Address 06B02h Bit b3 b7 b6 b5 b4 b2 b1 b0 BCSHORT CHSELXBCSW CHSELXA1SW **CHSELXA0SW** Symbol After Reset 0 0 0 1 0 0 0 0 Bit b15 b14 b13 b12 b11 b10 b9 b8 Symbol After Reset 0 0 0 0 0 0 0 0 Bit Symbol Bit Name Function R/W 0: OFF **CHSELXA0SW** R/W b0 CHxA0 analog switch bit (1) 1: ON R/W b1 CHSELXA1SW CHxA1 analog switch bit (1) CHSELXBCSW CHxB and CHxC short circuit 0: Short circuit switch OFF R/W b2 1: Short circuit switch ON switch bit (1) b3 \_\_\_\_ Reserved Set to 0. R/W b4 Reserved Set to 1. R/W BCSHORT CHxB-CHxC short circuit select bit 0: No short circuit (the short circuit switch is R/W b5 always turned OFF) 1: Short circuit (the short circuit switch is turned ON in Status 6 and Status 15, and it is turned OFF in Status 11 and Status 20) b6 Reserved Set to 0. R/W b7 \_\_\_ b8 Nothing is assigned. The write value must be 0. The read value is 0. \_\_\_\_ \_\_\_\_ b9 b10 \_\_\_ b11 b12 b13 \_ b14 b15

**TSCU Control Register 1 (TSCUCR1)** 

Note:

1. When bits TSCUSW and TSCUE are set to 10b (TSCU software operation ON), bits CHSELXA0SW, CHSELXA1SW, and CHSELXBCSW are enabled.

#### R01UH0240EJ0100 Rev.1.00 Oct 31, 2011



5.2.3	Address 06E		r Negisti	er (TSCU	wiix)							
	Bit	b7	b6	b5	b4	b3	b2	b1	b0			
	Symbol DIS	CHRG	RANDOM	RANDOM	CONST	PREMSR	MJNUM2	MJNUM1	MJNUM0			
Aft	er Reset	1	0	0	0	0	0	0	0			
	Bit	b15	b14	b13	b12	b11	b10	b9	b8			
	Symbol	_	—	-		—	-	—	TSCUCAP			
Aft	er Reset	0	0	0	0	0	0	0	0			
Bit	Symbol		Bit Na	ame			Fund	ction		F		
b0	MJNUM0			ment sampli		0 0: No majo	ority measu	irement		F		
b1	MJNUM1	count	select bits			1: 3 times	-			F		
b2	MJNUM2					0: 5 times				F		
					-	1:7 times						
						0: 9 times						
						0: 13 time						
						1: 15 time						
b3	PREMSR	PRE	measureme	ent select bit	÷	o PRE mea				F		
						1: PRE measurement						
b4	CONST		urement pe	riod length		0: Not fixed (dependent on the random value and the						
		select bit number of majorities) 1: Fixed										
b5	RANDOM	Pond	om measur	ot		F						
00	INANDOM	bit	ommeasur			0: No random measurement 1: Random measurement						
b6	RANDOM6	Varial	ole period ra	andom selec		o random fo		period 6		F		
			period 6						CS65 in the			
						SCUTCR3 r						
						andom for v						
h7	DISCHRG	Diach		hitukan	-	-		JISCURVI	R3 are used)	Г		
b7	DISCHKG		arging cycle urement fin			o dischargir ischarging c				F		
b8	TSCUCAP		J measurem				-	nent is start	ed by software	F		
			r select bit			gger (the T				1		
					re	gister)						
							measurem	nent is start	ed by external			
1.0		NI 11 -	· ·			gger						
b9		INOTIN	ng is assigr	ed. The write	e value r	nust de U. I	ne read va	iue is 0.				
b10	<u> </u>	-										
b11 b12		-										
b12		-										
b13		-										
b14 b15		-										
010		1										



	Address 06	6B06h									
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
	Symbol	TCS17	TCS16	TCS15	TCS14	TCS13	TCS12	TCS11	TCS10		
Afte	er Reset	0	1	1	1	1	1	1	1		
	Bit	b15	b14	b13	b12	b11	b10	b9	b8		
	Symbol	—	—	—	—	—	—	TCS19	TCS18		
Afte	er Reset	0	0	0	0	0	0	0	0		
Bit	Symbol	1	Bi	t Name				Function		R	/W
b0	TCS10	Period	1 cycle cou		oits	b9 b8 b7	b6 b5 b4 b3 l				/W
b1	TCS11		1 09010 000			000	0000	000:1c			/W
b1 b2	TCS12	-				000	0000	0 0 1:2 c	ycles		/W
b3	TCS13	-					:	:			/W
b4	TCS14	-				1 1 1	1 1 1 1	1 1 1:102	24 cycles		/W
b5	TCS15	-									/W
b6	TCS16	-									/W
b7	TCS17	-									/W
b8	TCS18	1									/W
b9	TCS19	1									/W
b10	_	Nothing	g is assigne	ed. The wri	te value m	ust be 0. Tl	he read va	lue is 0.		-	
b11	_	1	,								
b12		1									
b13	_	1									
b14	_	1									
b15	—	1									

# 25.2.4 TSCU Timing Control Register 0A (TSCUTCR0A)

# Bits TCS10 to TCS19 (Period 1 cycle count select bits)

These bits are used to set the number of cycles for period 1 (period when CHxA = Hi-Z, CHxB = Hi-Z, and CHxC = H). The number of cycles is the set value at transition from Status 1. One to 1024 cycles can be selected. After a reset, these bits are set to 0001111111b (128 cycles).

• Period 1 cycle example

Count source frequency 4 MHz: 250 ns to 256  $\mu$ s Count source frequency 5 MHz: 200 ns to 204.8  $\mu$ s Count source frequency 20 MHz: 50 ns to 51.2  $\mu$ s



	Address 06	B08h									
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
	Symbol T	CSB17	TCSB16	TCSB15	TCSB14	TCSB13	TCSB12	TCSB11	TCSB10		
Afte	er Reset	0	1	1	1	1	1	1	1		
	Bit	b15	b14	b13	b12	b11	b10	b9	b8		
	Symbol		—	—	—	—	—	TCSB19	TCSB18		
Afte	er Reset	0	0	0	0	0	0	0	0		
Bit	Symbol	<u> </u>	Bi	t Name				Function		R/W	1
b0	TCSB10	Period	1 cycle cou		vite B	b9 b8 b7	b6 b5 b4 b3 b			R/W	
b0	TCSB10 TCSB11	renou						0 0 0:1 c	ycle	R/W	
b1 b2	TCSB12					000	0000	001:2 c	ycles	R/W	
b2	TCSB12 TCSB13						÷	÷		R/W	
b3	TCSB13	-				1 1 1	1 1 1 1	1 1 1:102	24 cycles	R/W	
b4 b5	TCSB14 TCSB15									R/W	
b5	TCSB15	-								R/W	
b0	TCSB10	-								R/W	
b7 b8	TCSB17 TCSB18									R/W	
b8	TCSB18 TCSB19	-								R/W	
b9 b10		Nothing	n ie peeign	d The wri	te value m		he read val			1.7.00	<u>'</u>
b10		Notinių	y is assigned					ue 13 U.			
b112		-									
b12		-									
b13		-									
b14 b15		-									
CIU											

# 25.2.5 TSCU Timing Control Register 0B (TSCUTCR0B)

# Bits TCSB10 to TCSB19 (Period 1 cycle count select bits B)

These bits are used to set the number of cycles for period 1 (period when CHxA = Hi-Z, CHxB = Hi-Z, and CHxC = H). The number of cycles is the set value at transition from Status 24. One to 1024 cycles can be selected. After a reset, these bits are set to 0001111111b (128 cycles).

 Period 1 cycle example Count source frequency 4 MHz: 250 ns to 256 μs Count source frequency 5 MHz: 200 ns to 204.8 μs Count source frequency 20 MHz: 50 ns to 51.2 μs

• If data transfer to RAM has not completed, suspend while in Status 2 (charging) and wait until the transfer completes.



	Address 0	6B0Ah										
	Bit	b7	b6	b5	b4	b3	b2	b1	b0			
	Symbol	TCS2C	_	TCS25	TCS24	TCS23	TCS22	TCS21	TCS20			
Afte	er Reset	0	0	0	0	0	0	0	1			
	Bit	b15	b14	b13	b12	b11	b10	b9	b8			
	Symbol	—	_	TCS35	TCS34	TCS33	TCS32	TCS31	TCS30			
Afte	er Reset	0	0	0	0	0	0	0	0			
Bit	Symbol		Bi	t Name				Function		R/W		
b0	TCS20	Period		unt select b	nits	b5 b4 b3	b2 b1 b0	1 dilotion		R/W		
b0	TCS21	(1)					0 0 0:10			R/W		
b2	TCS22	-					0 0 1:20		er reset)	R/W		
b3	TCS23	-	0 0 0 0 1 0:3 cycles									
b4	TCS24	_	. : : 1 1 1 1 1 1:64 cycles									
b5	TCS25	-					1 1 1.04	Cycle3		R/W		
b6		Nothing	is assign	ed. The wri	te value m	ust be 0. T	he read va	lue is 0.		—		
b7	TCS2C	Period	2 control b	it		0: The r	number of c	ycles for pe	eriod 2 is selected	R/W		
						by bit	ts TCS20 t	o TCS25				
								cycles for p	period 2 is 0 (skip)	R/W		
b8	TCS30	Period	3 cycle co	unt select b	oits		b13b12b11b10 b9 b8 0 0 0 0 0 0:1 cycle (after reset)					
b9	TCS31						0 0 1:20	•	10001)	R/W		
b10	TCS32						0 1 0:30			R/W		
b11	TCS33						÷	÷		R/W R/W		
b12	TCS34		1 1 1 1 1:64 cycles									
b13	TCS35											
b14	b14 — Nothing is assigned. The write value must be 0. The read value is 0.											
b15	—											

# 25.2.6 TSCU Timing Control Register 1 (TSCUTCR1)

Note:

1. When the TCS2C bit is set to 0 (the number of cycles for period 2 is selected by bits TCS20 to TCS25), bits TCS20 to TCS25 are enabled.

# Bits TCS20 to TCS25 (Period 2 cycle count select bits)

These bits are used to set the number of cycles for period 2 (period when CHxA = L, CHxB = Hi-Z, and CHxC = Hi-Z).

#### Table 25.3 Period 2 Cycle Example

Count Source Frequency	1 Cycle	2 Cycles (1)	3 Cycles	64 Cycles
4 MHz	250 ns	500 ns	750 ns	16 μs
5 MHz	200 ns	400 ns	600 ns	12.8 μs
20 MHz	50 ns	100 ns	150 ns	3.2 μs

Note:

1. Value after reset.



# Bits TCS30 to TCS35 (Period 3 cycle count select bits)

These bits are used to set the number of cycles for period 3 (period when CHxA = L, CHxB = L, and CHxC = Hi-Z).

#### Table 25.4Period 3 Cycle Example

Count Source Frequency	1 Cycle <sup>(1)</sup>	2 Cycles	3 Cycles	64 Cycles
4 MHz	250 ns	500 ns	750 ns	16 μs
5 MHz	200 ns	400 ns	600 ns	12.8 μs
20 MHz	50 ns	100 ns	150 ns	3.2 μs

Notes:

1. Value after reset.



	Address 0	6B0Ch										
	Bit	b7	b6	b5	b4	b3	b2	b1	b0			
	Symbol	TCS4C	_		TCS44	TCS43	TCS42	TCS41	TCS40			
Afte	er Reset	0	0	0	0	0	0	0	0			
	Bit	b15	b14	b13	b12	b11	b10	b9	b8			
	Symbol	TCS5C	—	TCS55	TCS54	TCS53	TCS52	TCS51	TCS50			
Afte	er Reset	0	0	0	0	0	0	0	0			
Bit	Symbol		Bi	t Name				Function		R/W		
b0	TCS40	Period 4	4 cycle co	unt select b	oits	b4 b3 b2			<sup>()</sup>	R/W		
b1	TCS41	(1)					0 0: 1 cyc 0 1: 2 cyc		set)	R/W		
b2	TCS42						1 0:3 cyc			R/W		
b3	TCS43											
b4	TCS44		1 1 1 1:32 cycles									
b5	—	Nothing	is assign	ed. The wri	ite value m	ust be 0. T	he read va	ue is 0.		—		
b6	—											
b7	TCS4C	Period 4	4 control b	it		by bit	ts TCS40 to	TCS44	eriod 4 is selected period 4 is 0 (skip)	R/W		
b8	TCS50	Period	5 cycle co	unt select b	oits		b13b12b11b10 b9 b8 0 0 0 0 0 0 0: 1 cycle (after reset)					
b9	TCS51	(2)					0 0 0.10		resel)	R/W		
b10	TCS52						0 1 0:30			R/W		
b11	TCS53						: :	-		R/W		
b12	TCS54					1 1 1	1 1 1:64	cycles		R/W		
b13	TCS55									R/W		
b14	—	-	-		ite value m					—		
b15	TCS5C	Period	5 control b	it		by bit	ts TCS50 to	TCS55	eriod 5 is selected period 5 is 0 (skip)	R/W		

# 25.2.7 TSCU Timing Control Register 2 (TSCUTCR2)

Notes:

1. When the TCS4C bit is set to 0 (the number of cycles for period 4 is selected by bits TCS40 to TCS44), bits TCS40 to TCS44 are enabled.

2. When the TCS5C bit is set to 0 (the number of cycles for period 5 is selected by bits TCS50 to TCS55), bits TCS50 to TCS55 are enabled.

#### Bits TCS40 to TCS44 (Period 4 cycle count select bits)

These bits are used to set the number of cycles for period 4 (before PRE measurement).

#### Table 25.5 Period 4 Cycle Example

Count Source Frequency	1 Cycle <sup>(1)</sup>	2 Cycles	3 Cycles	32 Cycles
4 MHz	250 ns	500 ns	750 ns	8.0 μs
5 MHz	200 ns	400 ns	600 ns	6.4 μs
20 MHz	50 ns	100 ns	150 ns	1.6 μs

Note:

1. Value after reset.



# Bits TCS50 to TCS55 (Period 5 cycle count select bits)

These bits are used to set the number of cycles for period 5 (from PRE measurement to Main measurement).

Table 25.6Period 5 Cycle Exar	nple
-------------------------------	------

Count Source Frequency	1 Cycle <sup>(1)</sup>	2 Cycles	3 Cycles	64 Cycles
4 MHz	250 ns	500 ns	750 ns	16 μs
5 MHz	200 ns	400 ns	600 ns	12.8 μs
20 MHz	50 ns	100 ns	150 ns	3.2 μs

Note:

1. Value after reset.



0         TCS60         Period 6 cycle count select bits         b5 b4 b3 b2 b1 b0         0         0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				U	5			,				
Symbol         -         -         TCS65         TCS64         TCS62         TCS61         TCS60           After Reset         0		Address 06	6B0Eh									
After Reset       0 <t< td=""><td></td><td>Bit</td><td>b7</td><td>b6</td><td>b5</td><td>b4</td><td>b3</td><td>b2</td><td>b1</td><td>b0</td></t<>		Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Bit         b15         b14         b13         b12         b11         b10         b9         b8           Symbol         -		Symbol	—	—	TCS65	TCS64	TCS63	TCS62	TCS61	TCS60		
Symbol         - <td>Afte</td> <td>er Reset</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td>	Afte	er Reset	0	0	0	0	0	0	0	0		
Symbol         - <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>												
After Reset       0 <th< td=""><td></td><td>Bit</td><td>b15</td><td>b14</td><td>b13</td><td>b12</td><td>b11</td><td>b10</td><td>b9</td><td>b8</td></th<>		Bit	b15	b14	b13	b12	b11	b10	b9	b8		
Symbol         Bit Name         Function           00         TCS60         Period 6 cycle count select bits         b5 b4 b3 b2 b1 b0         0 0 0 0 0 0 0: 1 cycle (after reset)           11         TCS61         (1)         0 0 0 0 0 1: 2 cycles         0 0 0 0 0 1: 2 cycles           2         TCS63         (1)         0 0 0 0 0 1: 2 cycles         0 0 0 0 0 1: 2 cycles           3         TCS64         :         :         :         :           4         TCS65         .         1 1 1 1 1: 64 cycles         .           66          .         .         .         .           77          .         .         .         .         .           8          .         .         .         .         .           9          .         .         .         .         .           10          .         .         .         .         .         .           11          .         .         .         .         .         .           11          .         .         .         .         .         .           12 <t< td=""><td></td><td>Symbol</td><td></td><td></td><td>—</td><td></td><td></td><td></td><td></td><td></td></t<>		Symbol			—							
0         TCS60         Period 6 cycle count select bits         b5 b4 b3 b2 b1 b0         0         0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Afte	er Reset	0	0	0	0	0	0	0	0		
0         TCS60         Period 6 cycle count select bits         b5 b4 b3 b2 b1 b0         0         0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D''		1		·				<b>-</b> .:			
1       TCS61       1       TCS62       0	Bit		<u> </u>						Function			
1       1CS61       (0)         2       TCS62         3       TCS63         4       TCS64         5       TCS65         6       —         7       —         8       —         9       —         10       —         11       —         12       —         13       —         14       —	b0			6 cycle co	unt select b	oits						
2       TCS62         3       TCS63         4       TCS64         5       TCS65         6       —         8       —         99       —         10       —         11       —         12       —         13       —         14       —	b1		(1)									
3       TCS63         4       TCS64         5       TCS65         6       —         6       —         7       —         8       —         99       —         10       —         11       —         12       —         13       —         14       —	b2											
5     TCS65       6     —       6     —       7     —       8     —       9     —       10     —       11     —       12     —       13     —       14     —	b3	TCS63						: :				
5       TCS65         6       —         6       —         7       —         8       —         9       —         10       —         11       —         12       —         13       —         14       —	b4	TCS64					1 1 1 1 1 1:64 cycles					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	b5	TCS65							-			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	b6	—	Nothing	g is assign	ed. The wri	ite value m	ust be 0. Tl	he read va	lue is 0.			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	b7	—										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	b8	—										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	b9	—										
12 — 13 — 14 —	b10	_										
13 <u> </u>	b11	_										
14 —	b12	_										
	b13											
15 —	b14	_										
	b15	—										

# 25.2.8 TSCU Timing Control Register 3 (TSCUTCR3)

Note:

1. When the RANDOM6 bit in the TSCUMR register is set to 0 (no random for variable period 6), bits TCS60 to TCS65 are enabled.

## Bits TCS60 to TCS65 (Period 6 cycle count select bits)

These bits are used to set the number of cycles for period 6 (after Main measurement).

#### Table 25.7 Period 6 Cycle Example

Count Source Frequency	1 Cycle <sup>(1)</sup>	2 Cycles	3 Cycles	64 Cycles
4 MHz	250 ns	500 ns	750 ns	16 μs
5 MHz	200 ns	400 ns	600 ns	12.8 μs
20 MHz	50 ns	100 ns	150 ns	3.2 μs

Note:

1. Value after reset.



	Address 06I	B10h								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
	Symbol TS	CUMD	UPDOWN	CHC5	CHC4	CHC3	CHC2	CHC1	CHC0	
Afte	er Reset	0	0	0	0	0	0	0	0	
	Bit	b15	b14	b13	b12	b11	b10	b9	b8	
	Symbol	—	—	CHCNT5		CHCNT3	CHCNT2		CHCNT0	
Afte	er Reset	0	0	1	1	1	1	1	1	
Bit	Symbol	Bit	Name			F	unction			R/W
b0	CHC0	Chann	el select	[In single	[In single mode] [In scan mode]					R/W
b1	CHC1	bits		Refer to Table 25.8 TSCUCHC Refer to Table 25.8 TSCUCHC					R/W	
b2	CHC2			Register	Bit Functi	ons	Regis	ter Bit Fu	nctions	R/W
b3	CHC3									R/W
b4	CHC4									R/W
b5	CHC5									R/W
b6	UPDOWN		scending/	0: Ascend						R/W
		descer select	•	1: Descer	nding order					
b7	TSCUMD		rement	0: Single ı	mode					R/W
57	TOODINE		select bit	1: Scan m						10,11
b8	CHCNT0	Chann	el value	The chan	nel value is	s transferre	d during m	easuremei	nt. When no	R
b9	CHCNT1	bits		measuren	nent is in p	rogress, th	ese bits are	e set to 11	1111b.	R
b10	CHCNT2									R
b11	CHCNT3									R
b12	CHCNT4									R
b13	CHCNT5	1								R
b14	—	Nothin	g is assigne	ed. The wri	te value m	ust be 0. T	he read val	ue is 0.		—
b15	—									

# 25.2.9 TSCU Channel Control Register (TSCUCHC)



Bit Name		Function
CHC5 to CHC0	In single mode	In scan mode
000000b	CH0	Do not set.
000001b	CH1	CH0 to CH1
000010b	CH2	CH0 to CH2
000011b	CH3	CH0 to CH3
000100b	CH4	CH0 to CH4
000101b	CH5	CH0 to CH5
000110b	CH6	CH0 to CH6
000111b	CH7	CH0 to CH7
001000b	CH8	CH0 to CH8
001001b	Do not set.	Do not set.
001010b	CH10	CH0 to CH8, CH10
001011b	CH11	CH0 to CH8, CH10, CH11
001100b	Do not set.	Do not set.
001101b	Do not set.	Do not set.
001110b	Do not set.	Do not set.
001111b	Do not set.	Do not set.
010000b	CH16	CH0 to CH8, CH10, CH11, CH16
010001b	CH17	CH0 to CH8, CH10, CH11, CH16, CH17
010010b	CH18	CH0 to CH8, CH10, CH11, CH16 to CH18
010011b	CH19	CH0 to CH8, CH10, CH11, CH16 to CH19
010100b	CH20	CH0 to CH8, CH10, CH11, CH16 to CH20
010101b	CH21	CH0 to CH8, CH10, CH11, CH16 to CH21
010110b	CH22	CH0 to CH8, CH10, CH11, CH16 to CH22
010111b	CH23	CH0 to CH8, CH10, CH11, CH16 to CH23
011000b	CH24	CH0 to CH8, CH10, CH11, CH16 to CH24
011001b	CH25	CH0 to CH8, CH10, CH11, CH16 to CH25
011010b	Do not set.	Do not set.
011011b	CH27	CH0 to CH8, CH10, CH11, CH16 to CH25, CH27
011100b	CH28	CH0 to CH8, CH10, CH11, CH16 to CH25, CH27, CH28
011101b	Do not set.	Do not set.
011110b	Do not set.	Do not set.
011111b	CH31	CH0 to CH8, CH10, CH11, CH16 to CH25, CH27, CH28, CH31
100000b	CH32	CH0 to CH8, CH10, CH11, CH16 to CH25, CH27, CH28, CH31, CH32
100001b	CH33	CH0 to CH8, CH10, CH11, CH16 to CH25, CH27, CH28, CH31 to CH33
100010b	CH34	CH0 to CH8, CH10, CH11, CH16 to CH25, CH27, CH28, CH31 to CH34
100011b	CH35	CH0 to CH8, CH10, CH11, CH16 to CH25, CH27, CH28, CH31 to CH35
Other than above	Do not set.	Do not set.

# Table 25.8 TSCUCHC Register Bit Functions



25.2.1	о тѕсі	J Flag	Registe	er (TSCI	UFR)							
	Address 06	B12h										
	Bit	b7	b6	b5	b4	b3	b2	b1	b0			
	Symbol	SIF			—		MVF	OVFER	DTSR			
Aft	er Reset	0	0	0	0	0	0	0	0			
	Bit	b15	b14	b13	b12	b11	b10	b9	b8			
	Symbol	_	—	—	—	—	—	—	—			
Aft	er Reset	0	0	0	0	0	0	0	0			
Bit	Symbol		Ri	t Name				Function		R/W		
b0	DTSR	Data tr	ansfer stat			[Conditi	ions for se			R		
50	Dion	Data ti		ao nag					is completed.	i v		
									CUINIT bit in the			
							CR0 regis					
							ions for se	tting to 1]	the huffer			
								ry counter c				
b1	OVFER	Overflo	ow error flag	g			ions for se	-		R/W		
							• When 1 is written to the TSCUINIT bit in the					
							TSCUCR0 register. <sup>(1)</sup> • When 0 is written by a program.					
							0 is writte		ram.			
								counter ov	verflows.			
b2	MVF	TSCU	operation f	lag				ontrol unit i		R		
									s in operation			
b3		Nothin	g is assigne	ed. The wr	ite value m	ust be 0. T	he read va	alue is 0.				
b4	_	-										
b5 b6												
b6	SIF	TSCU	interrupt re	nuest flan		[Source	es for settir	a to 0		R/W		
57	011	1300	intenuptie	quest hay					CUINIT bit in the	1 1/ 1 1		
						TSCU	CR0 regis	ter. <sup>(1)</sup>				
								n after read	. (2)			
							e for setting					
						comple		ment of the	touch sensor is			
b8		Nothin	g is assigne	ed. The wri	ite value m			alue is 0.				
b9	_		g ie sooigin									
b10	_	1										
b11	—	1										
b12	-											
b13												
b14	—											
b15	—											

Notes:

1. This flag is not set to 0 only by setting the TSCUSTRT bit in the TSCUCR0 register to 0 (measurement stops).

2. The results of writing this bit are as follows.

- If 1 is read, writing 0 to the same bit sets it to 0.
- If 0 is read, writing 0 to the same bit does not change it. (If the bit changes from 0 to 1 after a 0 is read, it remains 1 even if 0 is written.)
- The bit remains unchanged if 1 is written to it.

	Address 0	6B14h										
	Bit	b7	b6	b5	b4	b3	b2	b1	b0			
	Symbol		—	—	SSQ4	SSQ3	SSQ2	SSQ1	SSQ0			
Aft	er Reset	0	0	0	0	0	0	0	0			
	Bit	b15	b14	b13	b12	b11	b10	b9	b8			
	Symbol		—	_	—	—	—	—	—			
Aft	er Reset	0	0	0	0	0	0	0	0			
Bit	Symbol					Function						
b0	SSQ0		us counter for the touch sensor control unit.									
b1	SSQ1		ne value changes to 00000b in the following cases:									
b2	SSQ2		measurem		pleted. CUINIT bit	in the TOO		otor				
b3	SSQ3	• when	i is writter			in the 150	UCRUTEGI	ster.				
b4	SSQ4				the TSCUC ne value do				ment stops),	the		
b5	_	Nothing	is assigne	d. The writ	te value mu	ist be 0. Th	ne read val	ue is 0.				
b6	_											
b7	İ —	1										
b8	—	1										
b9	—	1										
	—	1										
b10		1										
	_											
b10		-										
b10 b11	 	-										
b10 b11 b12												

#### 25 2 44 TOOLO ~ \_ ....



# 25.2.12 TSCU Secondary Counter Set Register (TSCUSCS)

Address	06B16h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SCS7	SCS6	SCS5	SCS4	SCS3	SCS2	SCS1	SCS0
After Reset	0	0	1	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	SCS15	SCS14	SCS13	SCS12	SCS11	SCS10	SCS9	SCS8
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
b0	SCS0	Register for storing the setting value of the secondary counter.	R/W
b1	SCS1		R/W
b2	SCS2		R/W
b3	SCS3		R/W
b4	SCS4		R/W
b5	SCS5		R/W
b6	SCS6		R/W
b7	SCS7		R/W
b8	SCS8		R/W
b9	SCS9		R/W
b10	SCS10		R/W
b11	SCS11		R/W
b12	SCS12		R/W
b13	SCS13		R/W
b14	SCS14		R/W
b15	SCS15		R/W



# 25.2.13 TSCU Secondary Counter (TSCUSCC)

Address	06B18h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SCC7	SCC6	SCC5	SCC4	SCC3	SCC2	SCC1	SCC0
After Reset	0	0	1	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	SCC15	SCC14	SCC13	SCC12	SCC11	SCC10	SCC9	SCC8
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
b0	SCC0	16-bit up/down counter.	R
b1	SCC1	The value of the TSCUSCS register is transferred in Status 3.	R
b2	SCC2		R
b3	SCC3		R
b4	SCC4		R
b5	SCC5		R
b6	SCC6		R
b7	SCC7		R
b8	SCC8		R
b9	SCC9		R
b10	SCC10		R
b11	SCC11		R
b12	SCC12		R
b13	SCC13		R
b14	SCC14		R
b15	SCC15		R



# 25.2.14 TSCU Data Buffer Register (TSCUDBR)

Address	06B1Ah							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	DBR7	DBR6	DBR5	DBR4	DBR3	DBR2	DBR1	DBR0
After Reset	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	DBR15	DBR14	DBR13	DBR12	DBR11	DBR10	DBR9	DBR8
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
b0	DBR0	Buffer register for storing data 1.	R
b1	DBR1	After data 1 is fixed, the value of the primary counter is stored.	R
b2	DBR2		R
b3	DBR3		R
b4	DBR4		R
b5	DBR5		R
b6	DBR6		R
b7	DBR7		R
b8	DBR8		R
b9	DBR9		R
b10	DBR10		R
b11	DBR11		R
b12	DBR12		R
b13	DBR13		R
b14	DBR14		R
b15	DBR15		R



# 25.2.15 TSCU Primary Counter (TSCUPRC)

Address	06B1Ch							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PRC7	PRC6	PRC5	PRC4	PRC3	PRC2	PRC1	PRC0
After Reset	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	PRC15	PRC14	PRC13	PRC12	PRC11	PRC10	PRC9	PRC8
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
b0	PRC0	16-bit counter.	R
b1	PRC1	The upper limit is FFFFh.	R
b2	PRC2	If the counter overflows, the OVFER bit in the TSCUFR register is set to 1, the measured	R
b3	PRC3	value is 0, and the status proceeds to Status 22. When measurement data is transfered, the data is transferred as measurement data 2.	R
b4	PRC4		R
b5	PRC5		R
b6	PRC6		R
b7	PRC7		R
b8	PRC8		R
b9	PRC9		R
b10	PRC10		R
b11	PRC11		R
b12	PRC12		R
b13	PRC13		R
b14	PRC14		R
b15	PRC15		R

### R01UH0240EJ0100 Rev.1.00 Oct 31, 2011



# 25.2.16 TSCU Random Value Store Register 0 (TSCURVR0)

Address	06B1Eh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	RV013	RV012	RV011	RV010	RV003	RV002	RV001	RV000
After Reset	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	RV033	RV032	RV031	RV030	RV023	RV022	RV021	RV020
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
b0	RV000	Bits used for storing random value 0.	R/W
b1	RV001		R/W
b2	RV002		R/W
b3	RV003		R/W
b4	RV010	Bits used for storing random value 1.	R/W
b5	RV011		R/W
b6	RV012		R/W
b7	RV013		R/W
b8	RV020	Bits used for storing random value 2.	R/W
b9	RV021		R/W
b10	RV022		R/W
b11	RV023		R/W
b12	RV030	Bits used for storing random value 3.	R/W
b13	RV031		R/W
b14	RV032		R/W
b15	RV033		R/W



# 25.2.17 TSCU Random Value Store Register 1 (TSCURVR1)

Address	06B20h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	RV053	RV052	RV051	RV050	RV043	RV042	RV041	RV040
After Reset	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	RV073	RV072	RV071	RV070	RV063	RV062	RV061	RV060
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
b0	RV040	Bits used for storing random value 4.	R/W
b1	RV041		R/W
b2	RV042		R/W
b3	RV043		R/W
b4	RV050	Bits used for storing random value 5.	R/W
b5	RV051		R/W
b6	RV052		R/W
b7	RV053		R/W
b8	RV060	Bits used for storing random value 6.	R/W
b9	RV061		R/W
b10	RV062		R/W
b11	RV063		R/W
b12	RV070	Bits used for storing random value 7.	R/W
b13	RV071		R/W
b14	RV072		R/W
b15	RV073		R/W



# 25.2.18 TSCU Random Value Store Register 2 (TSCURVR2)

Address	06B22h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	RV093	RV092	RV091	RV090	RV083	RV082	RV081	RV080
After Reset	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	RV113	RV112	RV111	RV110	RV103	RV102	RV101	RV100
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
b0	RV080	Bits used for storing random value 8.	R/W
b1	RV081		R/W
b2	RV082		R/W
b3	RV083		R/W
b4	RV090	Bits used for storing random value 9.	R/W
b5	RV091		R/W
b6	RV092		R/W
b7	RV093		R/W
b8	RV100	Bits used for storing random value 10.	R/W
b9	RV101		R/W
b10	RV102		R/W
b11	RV103		R/W
b12	RV110	Bits used for storing random value 11.	R/W
b13	RV111		R/W
b14	RV112		R/W
b15	RV113		R/W



# 25.2.19 TSCU Random Value Store Register 3 (TSCURVR3)

Address	06B24h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	RV133	RV132	RV131	RV130	RV123	RV122	RV121	RV120
After Reset	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	RV153	RV152	RV151	RV150	RV143	RV142	RV141	RV140
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
b0	RV120	Bits used for storing random value 12.	R/W
b1	RV121		R/W
b2	RV122		R/W
b3	RV123		R/W
b4	RV130	Bits used for storing random value 13.	R/W
b5	RV131		R/W
b6	RV132		R/W
b7	RV133		R/W
b8	RV140	Bits used for storing random value 14.	R/W
b9	RV141		R/W
b10	RV142		R/W
b11	RV143		R/W
b12	RV150	Bits used for storing random value 15.	R/W
b13	RV151		R/W
b14	RV152		R/W
b15	RV153		R/W



1	Address 0	6B26h									
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
	Symbol	CHE07	CHE06	CHE05	CHE04	CHE03	CHE02	CHE01	CHE00		
Afte	er Reset	0	0	0	0	0	0	0	0		
	Bit	b15	b14	b13	b12	b11	b10	b9	b8		
	Symbol	_	—	—	—	CHE11	CHE10	—	CHE08		
Afte	er Reset	0	0	0	0	0	0	0	0		
Bit	Symbol Bit Name							Function		R/W	
b0	CHE00	CH0 e	nable bit			0: Disal	oled (used	as an I/O p	oort)	R/W	
b1	CHE01	CH1 e	nable bit			1: Enabled (used as a touch sensor pin)					
b2	CHE02	CH2 e	nable bit								
b3	CHE03	CH3 e	nable bit							R/W	
b4	CHE04	CH4 e	nable bit								
b5	CHE05	CH5 e	nable bit								
b6	CHE06	CH6 er	nable bit				1				
b7	CHE07	CH7 e	nable bit							R/W	
b8	CHE08	CH8 e	nable bit							R/W	
b9	—	Reserv	ved			Set to 0	).			R/W	
b10	CHE10	CH10	enable bit				oled (used			R/W	
b11	CHE11	CH11 6	enable bit			1: Enab	led (used a	as a touch	sensor pin)	R/W	
b12	—	Reserv	ved			Set to 0	Set to 0.				
b13	—										
b14	—										
b15	—										

# 25.2.20 TSCU Input Enable Register 0 (TSIE0)



	Address C	)6B28h									
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
	Symbol	CHE23	CHE22	CHE21	CHE20	CHE19	CHE18	CHE17	CHE16		
Afte	er Reset	0	0	0	0	0	0	0	0		
	Bit	b15	b14	b13	b12	b11	b10	b9	b8		
	Symbol	CHE31	—	—	CHE28	CHE27	—	CHE25	CHE24		
Afte	er Reset	0	0	0	0	0	0	0	0		
Dit	Cumphiel			t Nome				Function			
Bit	Symbol			t Name		0. 5: 1		Function		R/W	
b0	CHE16		enable bit				0: Disabled (used as an I/O port) 1: Enabled (used as a touch sensor pin)				
b1	CHE17	-							sensor pin)		
b2	CHE18	CH18 e	enable bit							R/W	
b3	CHE19	CH19 e	enable bit							R/W	
b4	CHE20	CH20 e	enable bit							R/W	
b5	CHE21	CH21 e	enable bit							R/W	
b6	CHE22	CH22 6	enable bit							R/W	
b7	CHE23	CH23 6	enable bit							R/W	
b8	CHE24	CH24 6	enable bit							R/W	
b9	CHE25	CH25 6	enable bit							R/W	
b10	—	Reserv	red			Set to 0	).			R/W	
b11	CHE27	CH27 6	enable bit			0: Disat	oled (used	as an I/O p	oort)	R/W	
b12	CHE28	CH28 6	enable bit			1: Enab	led (used a	as a touch	sensor pin)	R/W	
b13	_	Reserv	red			Set to 0	).			R/W	
b14	—									R/W	
b15	CHE31	CH31 6	enable bit				oled (used led (used a	•	oort) sensor pin)	R/W	

# 25.2.21 TSCU Input Enable Register 1 (TSIE1)



R/W

R/W

R/W

R/W

R/W

b11

b12 b13 b14

b15

\_\_\_\_

—

\_\_\_

#### Address 06B2Ah Bit b6 b5 b4 b3 b2 b1 b0 b7 CHE35 Symbol CHE34 CHE33 CHE32 After Reset 0 0 0 0 0 0 0 0 Bit b15 b14 b13 b12 b11 b10 b9 b8 Symbol 0 After Reset 0 0 0 0 0 0 0 Bit Symbol Bit Name Function CHE32 CH32 enable bit 0: Disabled (used as an I/O port) b0 1: Enabled (used as a touch sensor pin) b1 CHE33 CH33 enable bit CHE34 CH34 enable bit b2 b3 CHE35 CH35 enable bit Nothing is assigned. The write value must be 0. The read value is 0. b4 b5 \_\_\_\_ b6 \_\_\_ b7 b8 \_\_\_\_ b9 b10

# 25.2.22 TSCU Input Enable Register 2 (TSIE2)



	Address 06E	32Ch								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
	Symbol CH	IXAS07	CHXAS06	CHXAS05	CHXAS04	CHXAS03	CHXAS02	CHXAS01	CHXAS00	
Afte	er Reset	0	0	0	0	0	0	0	0	
	Bit	b15	b14	b13	b12	b11	b10	b9	b8	
	Symbol	_	—		—	CHXAS11	CHXAS10	_	CHXAS08	
Afte	er Reset	0	0	0	0	0	0	0	0	
Bit	Symbol	1	D	it Name		1		nction		R/W
_	Symbol	CLIVA					-	ICLION		
b0	CHXAS00				easurement					R/W
b1	CHXAS01				easurement	_				R/W
b2	CHXAS02				easurement	_				R/W
b3	CHXAS03	-			easurement	_				R/W
b4	CHXAS04				easurement					R/W
b5	CHXAS05	-			easurement					R/W
b6	CHXAS06	CHxA	switch bit f	or CH06 m	easurement					R/W
b7	CHXAS07	CHxA	switch bit f	or CH07 m	easurement					R/W
b8	CHXAS08	CHxA	switch bit f	or CH08 m	easurement					R/W
b9	—	Rese	rved			Set to 0.				R/W
b10	CHXAS10	CHxA	switch bit f	or CH10 m	easurement		-			R/W
b11	CHXAS11	CHxA	switch bit f	or CH11 me	easurement	1: CHxA1	l			R/W
b12	—	Rese	rved			Set to 0.				R/W
b13	—	1								R/W
b14	—									R/W
b15	—									R/W

# 25.2.23 TSCUCHXA Select Register 0 (TSCHSEL0)



	Address 06B	2Eh								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
	Symbol CH	XAS23	CHXAS22	CHXAS21	CHXAS20	CHXAS19	CHXAS18	CHXAS17	CHXAS16	
Afte	er Reset	0	0	0	0	0	0	0	0	
		515	b14	b13	b12	b11	b10	b9	b8	
	Symbol CH	XAS31	—	—	CHXAS28	CHXAS27	—	CHXAS25	CHXAS24	
Afte	er Reset	0	0	0	0	0	0	0	0	
Dit				·/ N1		1				DAA
Bit	Symbol			it Name				unction		R/W
b0	CHXAS16	-			easurement					R/W
b1	CHXAS17				easurement	_				R/W
b2	CHXAS18				easurement	_				R/W
b3	CHXAS19				easurement	_				R/W
b4	CHXAS20				easurement	_				R/W
b5	CHXAS21	CHxA	switch bit f	or CH21 m	easurement					R/W
b6	CHXAS22	CHxA	switch bit f	or CH22 m	easurement					R/W
b7	CHXAS23	CHxA	switch bit f	or CH23 m	leasurement					R/W
b8	CHXAS24	CHxA	switch bit f	or CH24 m	easurement					R/W
b9	CHXAS25	CHxA	switch bit f	or CH25 m	easurement					R/W
b10	—	Reser	ved			Set to 0.				R/W
b11	CHXAS27	CHxA	switch bit f	or CH27 m	easurement	0: CHxA0	)			R/W
b12	CHXAS28	CHxA	switch bit f	or CH28 m	easurement	1: CHxA1				R/W
b13	—	Reser	ved			Set to 0.				R/W
b14	—									R/W
b15	CHXAS31	CHxA	switch bit f	or CH31 m	easurement	0: CHxA0	)			R/W
						1: CHxA1				

# 25.2.24 TSCUCHXA Select Register 1 (TSCHSEL1)



# 25.2.25 TSCUCHXA Select Register 2 (TSCHSEL2)

Address	06B30h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol					CHXAS35	CHXAS34	CHXAS33	CHXAS32
After Reset	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol		—	_			_	—	—
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CHXAS32	CHxA switch bit for CH32 measurement	0: CHxA0	R/W
b1	CHXAS33	CHxA switch bit for CH33 measurement	1: CHxA1	R/W
b2	CHXAS34	CHxA switch bit for CH34 measurement		R/W
b3	CHXAS35	CHxA switch bit for CH35 measurement		R/W
b4	_	Nothing is assigned. The write value mus	t be 0. The read value is 0.	—
b5	_			
b6	_			
b7				
b8	_			
b9	_			
b10				
b11	_			
b12	_			
b13				
b14				
b15	_			



### 25.3 Operation


### 25.3.1 Items Common to Multiple Modes


### 25.3.1.1 Status Counter

The status counter operation is divided into measurement STEP 1 and STEP 2. When a low level at CHxA0 or CHxA1 is detected in measurement STEP 1, the counter proceeds to measurement STEP 2. There are variable periods to improve the accuracy of measurement. This status counter operates (repeating status 2 to status 24) for each measurement in each channel.

Figure 25.3 shows the Status Operation Transitions and Table 25.9 lists the Status Operations.











l			<b>.</b>		CHxB-CH	IxC Short	
	Status		Pin State	9	Circuit S	witch <sup>(1)</sup>	Operation
	Giaius	CHxC	CHxB	CHxA	BCSHORT = 0	BCSHORT = 1	
	0	Hi-Z	Hi-Z	Hi-Z	OFF	OFF	Stopped, initial setting
	1	Hi-Z	Hi-Z	Hi-Z	OFF	OFF	TSCU detection starts
	2	Т	Hi-Z	Hi-Z	OFF	OFF	Wait for DTC transfer/Charge/Variable period 1 At transition from Status 1: Variable period 1 (1 to 1024 cycles) selected by bits TCS10 to TCS19 At transition from Status 24: Variable period 1 (1 to 1024 cycles) selected by bits TCSB10 to TCSB19
	3	Hi-Z	Hi-Z	Hi-Z	OFF	OFF	Initialization
	4	Hi-Z	Hi-Z	L	OFF	OFF	Variable period 2 Variable period 2 (1 to 64 cycles) selected by bits TCS20 to TCS25 Can be skipped by the TCS2C bit
	5	Hi-Z	L	L	OFF	OFF	Variable period 3 Variable period 3 (1 to 64 cycles) selected by bits TCS30 to TCS35
	6	Hi-Z	Hi-Z	Hi-Z	OFF	ON	Variable period 4 <sup>(1)</sup> Variable period 4 (1 to 32 cycles) selected by bits TCS40 to TCS44 Can be skipped by the TCS4C bit
Magauramant	7	Hi-Z	Hi-Z	Hi-Z	OFF	ON	PRE measurement (ON/OFF selectable) Selected by the PREMSR bit
Measurement STEP 1	8	Hi-Z	Hi-Z	Hi-Z	OFF	ON	Variable period 5 Variable period 5 (1 to 64 cycles) selected by bits TCS50 to TCS55 Can be skipped by the TCS5C bit
	9	Hi-Z	Hi-Z	Hi-Z	OFF	ON	Main measurement period Random measurement is selected by the RANDOM bit Majority measurement can be selected by bits MJNUM0 to MJNUM2
	10	Hi-Z	Hi-Z	Hi-Z	OFF	ON	Judging period for Main measurement
<b>•</b>	11	Hi-Z	Hi-Z	Hi-Z	OFF	OFF	Variable period 6 <sup>(2)</sup> Variable period 6 (1 to 64 cycles) selected by bits TCS60 to TCS65 Random value can be set to the number of cycles using the RANDOM6 bit. (registers TSCURVR0 to TSCURVR3 are used)
	12	Hi-Z	Hi-Z	Hi-Z	OFF	OFF	Measurement STEP 2 starts
<b>Î</b>	13	Hi-Z	Hi-Z	L	OFF	OFF	Variable period 2 Variable period 2 (1 to 64 cycles) selected by bits TCS20 to TCS25 Can be skipped by the TCS2C bit
	14	Hi-Z	L	L	OFF	OFF	Variable period 3 Variable period 3 (1 to 64 cycles) selected by bits TCS30 to TCS35
	15	Hi-Z	Hi-Z	Hi-Z	OFF	ON	Variable period 4 <sup>(1)</sup> Variable period 4 (1 to 32 cycles) selected by bits TCS40 to TCS44 Can be skipped by the TCS4C bit
	16	Hi-Z	Hi-Z	Hi-Z	OFF	ON	PRE measurement (ON/OFF selectable) Selected by the PREMSR bit
Measurement STEP 2	17	Hi-Z	Hi-Z	Hi-Z	OFF	ON	Variable period 5 Variable period 5 (1 to 64 cycles) selected by bits TCS50 to TCS55 Can be skipped by the TCS5C bit
	18	Hi-Z	Hi-Z	Hi-Z	OFF	ON	Main measurement period Random measurement is selected by the RANDOM bit Majority measurement can be selected by bits MJNUM0 to MJNUM2
	19	Hi-Z	Hi-Z	Hi-Z	OFF	ON	Judging period for Main measurement
	20	Hi-Z	Hi-Z	Hi-Z	OFF	OFF	Judgement on the secondary counter value <sup>(2)</sup> Variable period 6 (1 to 64 cycles) selected by bits TCS60 to TCS65 Random value can be set to the number of cycles using the RANDOM6 bit. (registers TSCURVR0 to TSCURVR3 are used)
	21	Hi-Z	Hi-Z	L	OFF	OFF	Discharge Variable period (1 to 64 cycles) selected by bits TCS20 to TCS25 Can be skipped by the DISCHRG bit
T	22	Hi-Z	Hi-Z	Hi-Z	OFF	OFF	DTC transfer request
	23	Hi-Z	Hi-Z	Hi-Z	OFF	OFF	Judgement on scan mode
	24	Hi-Z	Hi-Z	Hi-Z	OFF	OFF	Measurement channel update
	25	Hi-Z	Hi-Z	Hi-Z	OFF	OFF	Wait for DTC transfer
	26	Hi-Z	Hi-Z	Hi-Z	OFF	OFF	Interrupt signal generation

Table 25.9 Status Operations



BCSHORT: Bit in TSCUCR1 register TCS10 to TCS19: Bits in TSCUTCR0A register TCSB10 to TCSB19: Bits in TSCUTCR0B register TCS20 to TCS25, TCS2C, TCS30 to TCS35: Bits in TSCUTCR1 register TCS40 to TCS44, TCS4C, TCS50 to TCS55, TCS5C: Bits in TSCUTCR2 register MJNUM0 to MJNUM2, PREMSR, RANDOM, RANDOM6: Bits in TSCUMR register TCS60 to TCS65: Bits in TSCUTCR3 register DISCHRG: Bit in TSCUMR register

Notes:

- 1. The CHxB-CHxC short circuit switch can be turned ON by the BCSHORT bit in the TSCUCR1 register.
- 2. The CHxB-CHxC short circuit switch can be turned OFF by the BCSHORT bit in the TSCUCR1 register.


CHxA indicates either the CHxA0 or CHxA1 pin state.

These states are controlled by bits CHXAS00 to CHXAS08, CHXAS10, CHXAS11, CHXAS16 to CHXAS25, CHXAS27, CHXAS28, and CHXAS31 to CHXAS35 in registers TSCHSEL0 to TCSHSEL2 as follows: When CHxA0 is selected by the detection pin, CHxA0 is set to low or Hi-Z output by status control and CHxA1 is always set to Hi-Z output.

When CHxA1 is selected by the detection pin, CHxA1 is set to low or Hi-Z output by status control and CHxA0 is always set to Hi-Z output.

### 25.3.1.2 Adjustment of Status Periods

The timing of the status periods can be adjusted as shown in Figure 25.4.





## 25.3.1.3 PRE Measurement Specifications

Turning of PRE measurement on/off is controlled by the PREMSR bit in the TSCUMR register.

When the PREMSR bit is set to 1 (PRE measurement), the measurement result of PRE measurement is reflected in the primary counter. When the PREMSR bit is set to 0 (no PRE measurement), the measurement result is not reflected in the primary counter.

The random measurement function and the majority measurement function are not used in PRE measurement.




### 25.3.1.4 Main Measurement Specifications

Random measurement and majority measurement are controlled by the TSCUMR register.

(1) Random measurement

Turning of random measurement on/off is controlled by the RANDOM bit in the TSCUMR register. When the RANDOM bit is set to 1 (RANDOM measurement), measurement timing is sequentially switched by the random value store registers (TSCURVR0 to TSCURVR3) to perform measurement.





#### (2) Majority measurement


The number of majority measurements is controlled by bits MJNUM0 to MJNUM2 in the TSCUMR register.

When bits MJNUM0 to MJNUM2 are set to all 0, majority measurement is not performed.

 Table 25.10
 Number of Measurements during Majority Measurement

MJNUM2	MJNUM1	MJNUM0	Number of Measurements
0	0	0	No majority measurement (measured once)
0	0	1	Measured 3 times
0	1	0	Measured 5 times
0	1	1	Measured 7 times
1	0	0	Measured 9 times
1	0	1	Measured 11 times
1	1	0	Measured 13 times
1	1	1	Measured 15 times

MJNUM0 to MJNUM2: Bits in TSCUMR register



(3) Combinations of random measurement and majority measurement
 Random measurement and majority measurement can be combined to perform measurement.
 During random measurement, the measurement period depends on the random value, but it can be fixed by the CONST bit in the TSCUMR register.

#### Table 25.11 Measurement Combinations during Main Measurement

RANDOM	MJNUM2 to MJNUM0 CONS		Main Measurement Specifications
0	000b	000b — No random measurement, no maj	
0	Other than 000b	—	Majority measurement
	000b	0	Random measurement (the measurement period depends on the random value)
1	0005	1	Random measurement (the measurement period is fixed to 16 cycles)
I	Other than 000b	0	Random measurement (the measurement period depends on the random value), majority measurement
		1	Random measurement (the measurement period is set to 16 cycles + the number of majorities), majority measurement

RANDOM: Bit in TSCUMR register MJNUM0 to MJNUM2: Bits in TSCUMR register CONST: Bit in TSCUMR register



Operation Example 1 (No random measurement, no majority measurement)	
CHxA0 or CHxA1	ement
Operation Example 2 (Majority measurement)	
CHxA0 or CHxA1	
Operation Example 3 (Random measurement, no fixed period)	
CHxA0 or CHxA1	ent
Operation Example 4 (Random measurement, fixed period) Fixed 16 cycles	
CHxA0 or CHxA1	
Random measurementRandom measurement(RV000 to RV003)(RV010 to RV013)	
Operation Example 5 (Random measurement, no fixed majority measurement period)	
CHxA0 or CHxA1 H H H High is determined by the majority result Random measurement (RV000 to RV003) H H L H H L H H L H H L Low is determined by the majority result Random measurement (RV010 to RV013)	
Operation Example 6 (Random measurement, fixed majority measurement period) Fixed 16 cycles + N	umber of
Fixed 16 cycles + Number of majorities majorities	
CHxA0 or CHxA1	
High is determinedLow is determinedby the majority resultby the majority resultRandom measurementRandom measurement(RV000 to RV003)(RV010 to RV013)	
RV000 to RV003, RV010 to RV013, RV020 to RV023, RV030 to RV033: Bits in TSCURV Figure 25.7 Operation Example of Each Main Measurement	R0 register
Figure 25.7 Operation Example of Each Main Measurement	



# 25.3.1.5 Counter Operation

The primary counter is a 16-bit up counter and the secondary counter is a 16-bit up/down counter. The primary counter increments when a high level is detected at the CMOS input to CHxA while each channel is measured.

Two types of measurement data, the primary counter value when a low level is detected at CHxA for the first time (data 1 hereafter) and the primary counter value when the secondary counter value reaches 0 (data 2 hereafter), are stored in the register.

This secondary counter is activated in measurement STEP 2, and decrements from the value set by bits SCS0 to SCS15 in the TSCUSCS register when a low level is detected and increments when a high level is detected.

However, the counter does not increment any value exceeding the value set by bits SCS0 to SCS15.

The PRE and Main measurement results are reflected in the primary counter.

Only the Main measurement result is reflected in the secondary counter.

The conditions for transition from measurement STEP 1 to measurement STEP 2 are as follows:

• The Main measurement result is determined to be low when PRE measurement is turned OFF.

• The PRE measurement result is determined to be low and the Main measurement result is determined to be low when PRE measurement is turned ON.


Either CHxA0 or CHxA1 is selected for CHxA by bits CHXAS00 to CHXAS08, CHXAS10, CHXAS11, CHXAS16 to CHXAS25, CHXAS27, CHXAS28, and CHXAS31 to CHXAS35 in registers TSCHSEL0 to TSCHSEL2.


### 25.3.1.6 Measurement Data

Table 25.12 shows the Image of Counter Operation and Measurement Data when PRE Measurement is Turned OFF. Table 25.13 shows the Image of Counter Operation and Measurement Data when PRE Measurement is Turned ON.

In measurement STEP 1, the primary counter values when a low level is detected for the first time are stored in bits DBR0 to DBR15 in the TSCUDBR register (data 1).

In measurement STEP 2, the primary counter values when the secondary counter value reaches 0 are stored in bits PRC0 to PRC15 in the TSCUPRC register (data 2). Stored data 1 and data 2 are transferred as the measurement data to RAM using the DTC in Status 22.







	Main Judging Value	Primary Counter Value	Secondary Counter Value							
	Н	95	7							
•	Н	96	7							
Measurement	Н	97	7							
STEP 1	Н	98	7							
$\perp$	Н	99	7							
V	L	99	7	Data 1						
	L	99	6							
<b></b>	Н	100	7							
	Н	101	7							
	Н	102	7							
	Н	103	7							
	Н	104	7							
	Н	105	7							
Measurement	Н	106	7							
STEP 2	L	106	6							
	L	106	5							
	L	106	4							
	L	106	3							
	L	106	2							
↓	L	106	1							
▼	L	106	0	◀── Data 2						

#### Table 25.12 Image of Counter Operation and Measurement Data when PRE Measurement is Turned OFF

: Transition to measurement STEP 2 when the first Main judging value is low : Measurement data



	PRE Measurement	Main Measurement	Primary Counter	Secondary Counter	
	Judging Value	Judging Value	Value	Value	
	Н	Н	95	7	
•	Н	L	96	7	
Measurement	L	Н	97	7	
STEP 1	Н	Н	99	7	
	Н	Н	101	7	
	L	L	101	7	Data 1
	L	L	101	6	
<b>A</b>	L	Н	102	7	
	Н	L	103	6	
	Н	Н	105	7	
	Н	Н	107	7	
	Н	Н	109	7	
	Н	Н	111	7	
Measurement	Н	Н	113	7	
STEP 2	L	L	113	6	
	L	L	113	5	
	L	L	113	4	
	L	L	113	3	
	L	L	113	2	
1	L	L	113	1	
	L	L	113	0	Data 2

#### Table 25.13 Image of Counter Operation and Measurement Data when PRE Measurement is Turned ON

: Transition to measurement STEP 2 when the first PRE judging value is low and the Main

judging value is low

: Measurement data

The PRE and Main measurement values are reflected in the primary counter. Only the Main measurement value is reflected in the secondary counter.



### 25.3.1.7 Measurement Channels

The states of the TSCU pins (CHxA0, CHxA1, CHxB, CHxC, CH0 to CH8, CH10, CH11, CH16 to CH25, CH27, CH28, and CH31 to CH35) are controlled by TSCU operation. TSCU operation is set by bits TSCUE and TSCUSW in the TSCUCR0 register.

Table 25.14	<b>TSCU</b> Operation
-------------	-----------------------

TSCUSW	TSCUE	Operational Description
0	0	TSCU operation OFF/TSCU software operation OFF
0	1	TSCU operation ON
1	0	TSCU software operation ON
1	1	Do not set.

TSCUSW, TSCUE: Bits in TSCUCR0 register

 TSCU operation OFF/TSCU software operation OFF The pin states are set to user settings. Analog input control is always turned OFF.

#### Table 25.15 Pin Control during TSCU Operation OFF/TSCU Software Operation OFF

Pin	Pin State	Analog Input Control
CHxA0	User setting OFF	
CHxA1	User setting OFF	
СНхВ	User setting OFF	
CHxC	User setting OFF	
СНі	User setting OFF	

i = 0 to 8, 10, 11, 16 to 25, 27, 28, and 31 to 35

#### (2) TSCU operation ON

The CHxA0, CHxA1, CHxB, and CHxC pin states and analog input control are controlled by the TSCU status.

The touch detection pins for CH0 to CH8, CH10, CH11, CH16 to CH25, CH27, CH28, and CH31 to CH35 are selected by bits CHE00 to CHE08, CHE10, CHE11, CHE16 to CHE25, CHE27, CHE28, and CHE31 to CHE35 in the TSCU input enable registers (registers TSIE0 to TSIE2).

During measurement, the touch detection pins are set to Hi-Z output.

When no measurement is progress, the touch detection pins are set to user settings.

The pins that are set to touch detection disabled by bits CHE00 to CHE08, CHE10, CHE11, CHE16 to CHE25, CHE27, CHE28, and CHE31 to CHE35 are set to user settings.



Pin	Pin State	Analog Input Control
CHxA0	When CHxA0 is selected by the measurement pin Controlled by the TSCU status (low output or Hi-Z output) <sup>(1)</sup> When CHxA1 is selected by the measurement pin Hi-Z output	ON When CHxA1 is selected by the measurement pin
CHxA1	When CHxA0 is selected by the measurement pin Hi-Z output When CHxA1 is selected by the measurement pin Controlled by the TSCU status (low output or Hi-Z output) <sup>(1)</sup>	OFF
СНхВ	Controlled by the TSCU status (low output or Hi-Z output) <sup>(1)</sup>	BCSHORT bit is 0 (no short circuit) OFF BCSHORT bit is 1 (short circuit) Controlled by the TSCU status <sup>(1)</sup>
CHxC	Controlled by the TSCU status (high output or Hi-Z output) <sup>(1)</sup>	BCSHORT bit is 0 OFF BCSHORT bit is 1 Controlled by the TSCU status <sup>(1)</sup>
СНі	Touch detection pins during measurement Hi-Z output Touch detection pins when no measurement is in progress User setting Detection pins that are set to touch detection disabled User setting	Touch detection pins during measurement ON Touch detection pins when no measurement is in progress OFF Detection pins that set to touch detection disabled OFF

#### Table 25.16 TSCU Operation Pin Control

i = 0 to 8, 10, 11, 16 to 25, 27, 28, and 31 to 35 Note:

- 1. Refer to Table 25.9 Status Operations for the pin states during status control.
  - (3) TSCU software operation ON

The pin states are set to user settings.

Analog input control is controlled by bits CHE00 to CHE08, CHE10, CHE11, CHE16 to CHE25, CHE27, CHE28, and CHE31 to CHE35 in registers TSIE0 to TSIE2 and bits CHSELXA0SW, CHSELXA1SW, and CHSELXBCSW in the TSCUCR1 register.

#### Table 25.17 Pin Control during TSCU Software Operation ON

Pin	Pin State	Analog Input Control
CHxA0	User setting	ON/OFF controlled by the CHSELXA0SW bit in the TSCUCR1 register
CHxA1	User setting	ON/OFF controlled by the CHSELXA1SW bit in the TSCUCR1 register
CHxB	User setting	ON/OFF controlled by the CHSELXBCSW bit in the TSCUCR1 register
CHxC	User setting	ON/OFF controlled by the CHSELXBCSW bit in the TSCUCR1 register
CHi	User setting	ON/OFF controlled by bits CHEj in registers TSIE0 to TSIE2

i = 0 to 8, 10, 11, 16 to 25, 27, 28, and 31 to 35

j = 00 to 08, 10, 11, 16 to 25, 27, 28, and 31 to 35

# 25.3.1.8 Touch Detection Pin Selection

Touches are detected at the CHxA0 or CHxA1 CMOS input.

The threshold value of the CHxA0 or CHxA1 CMOS input for touch detection is controlled by the I/O port register.

Two types of comparison capacitors, CHxA0 (Cr0) and CHxA1 (Cr1), can be connected for touch detection. Either of these capacitors can be selected by bits CHXAS00 to CHXAS08, CHXAS10, CHXAS11, CHXAS16 to CHXAS25, CHXAS27, CHXAS28, and CHXAS31 to CHXAS35 in registers TSCHSEL0 to TSCHSEL2 for each measurement channel.

This adjusts variations in measurement between the channels due to the electrode layout or other factors. Refer to Figure 25.11 for details of the configuration.

When measurement mode is scan mode and the pins are set to touch detection disabled by registers TSIE0 to TSIE2, the measurement results must be processed as invalid data.

When measurement mode is single mode and the channels set by bits CHC0 to CHC5 in the TSCUCHC register are set to touch detection disabled by registers TSIE0 to TSIE2, the measurement results must be processed as invalid data.

Table 25.18	CHxA0/CHxA1 Measurement Processing
-------------	------------------------------------

CHEj	CHXASj	Measurement Processing
0	0	The measurement result is invalid data
0	1	The measurement result is invalid data
1	0 Measurement processing at the CHxA0 CMOS input	
1	1	Measurement processing at the CHxA1 CMOS input

CHEj: Bits in TSIE0 to TSIE2 register

CHXASj: Bits in TSCHSEL0 to TSCHSEL2 register

j = 00 to 08, 10, 11, 16 to 25, 27, 28, and 31 to 35

### 25.3.1.9 Interrupt Generation

An interrupt request signal is output to the control block in Status 26 after measurement of all the channels finishes.

Interrupt requests are acknowledged or disabled in the interrupt control block.

Clearing of an interrupt request signal is controlled by the SIF bit in the TSCUFR register.

Refer to 25.2.10 TSCU Flag Register (TSCUFR) for details of the TSCUFR register.

### 25.3.1.10 Touch Detection Start Conditions

(1) Software trigger

When the TSCUCAP bit in the TSCUMR register is set to 0 (touch sensor measurement is started by software trigger), a software trigger is selected. When the TSCUSTRT bit in the TSCUCR0 register is set to 1 (measurement starts), detection starts.

(2) External trigger

When the TSCUCAP bit in the TSCUMR register is set to 1 (touch sensor measurement is started by external trigger), an event input from the event link controller (ELC) is selected as external trigger mode. In external trigger mode, make the ELC settings before starting touch sensor control unit measurement (the TSCUSTRT bit = 1). Do not allow multiple event sources to be output from the ELC to the touch sensor control unit.



# 25.3.2 Touch Sensor Control Unit Specifications and Operation Example

Table 25.19 lists the Touch Sensor Control Unit Specifications.

Item		Specification	
Operating clock (count source)		f1, f2, or f4 (Set the operating clock for the touch sensor control unit to 4 MHz, 5 MHz, or 20 MHz.)	
Pins	Touch detection	28 channels (CHi)	
	System pins	<ul> <li>4 channels (CHxA0, CHxA1, CHxB, and CHxC)</li> <li>• Either CHxA0 or CHxA1 is selected by bits CHXASj in registers TSCHSEL0 to TSCHSEL2.</li> </ul>	
Operating modes	Single mode	<ul> <li>Touches are detected on any single channel.</li> <li>Set the TSCUMD bit in the TSCUCHC register to 0 (single mode).</li> <li>Select any channel with bits CHC0 to CHC5 in the TSCUCHC register.</li> <li>Enable the channel to be measured by setting the corresponding enable bit in the TSIEk register to 1 (enabled).</li> </ul>	
	Scan mode	<ul> <li>Touches are detected on multiple channels. Ascending or descending order can be selected as the channel scan order.</li> <li>Set the TSCUMD bit in the TSCUCHC register to 1 (scan mode).</li> <li>Select 0 (ascending order) or 1 (descending order) with the UPDOWN bit in the TSCUCHC register.</li> <li>Determine the maximum number of channels arbitrarily selected bits CHC0 to CHC5 in the TSCUCHC register.</li> <li>Enable the channels to be measured by setting the corresponding enable bits in the TSIEk register to 1 (enabled).</li> </ul>	
Number of detections	•	Once	
Detection threshold value		<ul> <li>Touches are detected at the CHxA0 or CHxA1 pin.</li> <li>Either CHxA0 or CHxA1 is selected by bits CHXASj in registers TSCHSEL0 to TSCHSEL2.</li> <li>The threshold value for CHxA0 or CHxA1 is set by the I/O port register.</li> </ul>	
Detection data transfer method		The measurement data is transferred to RAM using the DTC.	
Detection start conditions		<ul> <li>Software trigger</li> <li>External trigger (an event input from the event link controller (ELC) is used as a trigger)</li> </ul>	
Detection stop conditions		<ul> <li>When an interrupt request is generated after touch detection and data transfer are completed.</li> <li>Set the TSCUSTRT bit in theTSCUCR0 register to 0 by a program.</li> <li>(If detection is stopped by a program, the value of each counter is retained and not changed to the value after reset.)</li> </ul>	

i = 0 to 8, 10, 11, 16 to 25, 27, 28, and 31 to 35 j = 00 to 08, 10, 11, 16 to 25, 27, 28, and 31 to 35 k = 0 to 2



### 25.3.2.1 Operation Example

A touch sensor control unit detection operation example is shown in Figure 25.9. Detecting a low level at CHxA for the first time leads to transition from the measurement STEP 1 to STEP 2. The secondary counter operates after the transition to the measurement STEP 2.





Figure 25.9 Touch Sensor Control Unit Detection Operation Example



### 25.3.2.2 Measurement Mode Operation Examples

The touch sensor control unit supports two types of measurement mode: single mode and scan mode. Figure 25.10 shows a Measurement Mode Operation Examples.





RENESAS

## 25.4 Principles of Measurement Operation

Figure 25.11 shows the Measurement Circuit. The measurement operation principles of the sensor touch control unit are explained below.

As shown in Figure 25.11, the operation is described with resistors and capacitors inserted.

Either CHxA0 or CHxA1 can be selected by bits CHXAS00 to CHXAS08, CHXAS10, CHXAS11, CHXAS16 to CHXAS25, CHXAS27, CHXAS28, and CHXAS31 to CHXAS35 in registers TSCHSEL0 to TSCHSEL2 for each channel.




Figure 25.11 Measurement Circuit



The capacitance of the touch electrode is measured by measuring the voltage at CHxA while gradually discharging the electric charge stored in Cc. Measurement is performed using the following procedure. Either CHxA0 or CHxA1 is selected for CHxA and Va0 or Va1 is selected for Va by setting registers TSCHSEL0 to TSCHSEL2.

- (1) Charge Cc by connecting the CHxC pin to the voltage supply (VCC).
- (2) After charging Cc fully, discharge Cc by connecting pins CHxA and CHxB to the ground level (VSS).
- (3) After discharging Cc for a short period of time, keep pins CHxA, CHxB, and CHxC at high-impedance (Hi-Z), and measure the voltage at the CHxA pin. At this point, as shown in Figure 25.11, when the voltage measured at the CHxA pin is Va, and the voltage measured at the CHxC pin is Vc, Va at the time of voltage measurement is expressed by the following formula (A).

The Time-dependent Variation of Va and Vc is shown in Figure 25.12.

$$Va = \frac{Cr}{Cr + Cx} Vc....formula (A)$$

- (4) Repeat steps (2) and (3).
- (5) Set an input level for the CHxA pin using the VLT0 register (input threshold value control register 0). Count the number of discharges before Va falls below the input threshold value. Continue counting until the secondary counter reaches 0.
- (6) The count value is comprised of the primary counter value of data 1 and data 2.




Figure 25.12 Time-dependent Variation of Va and Vc

As the finger comes closer to the touch electrode, a change of  $\angle Cx$  is generated and Va is expressed by the following formula (B).

$$Va = \frac{Cr}{Cr + Cx + \triangle Cx} Vc \dots formula (B)$$



As a result, as shown in Figure 25.13, the voltage level at the CHxA pin changes and the count value gets smaller. The touch sensor control unit detects this difference to implement touch detection.




Figure 25.13 Variation of Measured Value with and without Finger Touch



# 25.5 Notes on Touch Sensor Control Unit

## 25.5.1 Address to Store Detection Data

After measurement of each channel finishes, the values of data 1 and data 2 stored in the SFRs are transferred to RAM using the DTC.

Do not specify any area other than RAM to store data.

Use the DTC so that a total of 32 bits from registers TSCUDBR and TSCUPRC are transferred as measurement data by a single DTC transfer request in Status 22.

During DTC transfer from the touch sensor control unit, set the transfer mode to repeat mode (set the MODE bit in the DTCCRj register (j = 0 to 23) to 1) and disable interrupt generation (set the RPTINT bit in the DTCCRj register (j = 0 to 23) to 0).

## 25.5.2 Measurement Trigger

- In measurement trigger mode (when the TSCUCAP bit in the TSCUMR register is 1), an external trigger can be acknowledged only in Status 0. If an external trigger is input during a measurement period, measurement does not start.
- In measurement trigger mode (when the TSCUCAP bit in the TSCUMR register is 1), if the TSCUSTRT bit in the TSCUCR0 register is set to 0 (measurement stops) to forcibly stop during measurement, set the TSCUINIT bit in the TSCUCR0 register to 1 for initialization after measurement is stopped. Measurement restarts from Status 1. Set the DTC again before measurement restarts.

## 25.5.3 Charging Time

To prevent measurement data from being overwritten by the next measurement data, the touch sensor control unit should be kept charged until DTC transfer is completed.

About 20 to 30 CPU cycles are necessary for obtaining the DTC bus right and transfer time.

If the charging time is set equal to or shorter than the wait time for transfer to complete, the charging time will exceed the set value.

## 25.5.4 Switching Set Values

To update any registers other than the registers for TSCU software operation, stop measurement (set the TSCUSTRT bit to 0) before updating the set values. After the set values are updated, perform initialization (set the TSCUINIT bit to 1) before starting measurement.

Registers for TSCU software operation

• Bits CHSELXA0SW, CHSELXA1SW, and CHSELXBCSW in the TSCUCR1 register

• Registers TSIE0 to TSIE2 during TSCU software operation

(To change the set values during TSCU operation, stop measurement and then perform initialization before starting measurement.)



## 25.5.5 Restrictions on CHxB-CHxC Short Circuit Control

When the BCSHORT bit in the TSCUCR1 register is set to 1 (short circuit) to short-circuit between CHxB and CHxC, the following restrictions apply.

- Skipping of period 4 is disabled (setting of the TCS4C bit in the TSCUCR2 register to 1 (the number of cycles for period 4 is 0) is disabled)
- When PRE measurement is turned ON and f1 is selected as the count source, the setting of period 4 is two or more cycles (2 to 32 cycles by setting bits TCS40 to TCS44 in the TSCUCR2 register.)

 Table 25.20
 Restrictions on Period 4 Settings during CHxB-CHxC Short Circuit Control

BCSHORT	TCS4C	PREMSR	Restrictions on Period 4 Settings
0	_	—	No restriction
1	0	0	No restriction
1	0	1	When f2 or f4 is selected as the count source: No restriction When f1 is selected as the count source: Set to 2 to 32 cycles
1	1	—	Do not set to this bit combination.

BCSHORT: Bit in TSCUCR1 register TCS4C: Bit in TSCUCR2 register PREMSR: Bit in TSCUMR register

## 25.5.6 Touch Sensor Control Unit Module Standby

The clock supply to the touch sensor control unit module can be stopped by setting the touch sensor control unit to module standby mode.

Since the clock supply to the registers in the touch sensor control unit is also stopped, cancel standby mode and allow at least two cycles to elapse before changing the settings of these registers.

Perform the same processing when stopping all clocks (when setting the CM10 bit in the CM register to 1).

## 25.5.7 Touch Sensor Control Unit Initialization (TSCUINIT)

To initialize the touch sensor control unit by setting the TSCUINIT bit in the TSCUCR0 register to 1, perform the following processing:

- Stop measurement (set the TSCUSTRT bit in the TSCUCR0 register to 0)
- Do not output a TSCU interrupt request (read the SIF bit in the TSCUFR register as 0) or clear the TSCU interrupt request (read the SIF bit as 1 and then write 0 to the same bit).

The DTC is not initialized by initialization using the TSCUINIT bit. When initializing the touch sensor control unit, also make the required DTC settings.

## 25.5.8 Restrictions on Clock Settings

Do not change clock settings while measurement is performed using the touch sensor control unit.

Set the CM36 bit to 0 and the CM37 bit to 0 in the CM3 register and do not switch the clock used when exiting wait mode by an interrupt request signal.

#### 25.5.9 Restrictions on Wait Mode

When the touch sensor control unit is used in wait mode, the following restrictions apply.

- Execute a WAIT instruction or set the CM30 bit in the CM3 register to 1 immediately after the TSCUSTRT bit is set to 1.
- Set the FMR11 bit in the FMR1 register to 1 and the FMSTP bit in the FMR0 register to 0 to not stop the flash memory even during wait mode.
- Do not use the touch sensor control unit in low-power-consumption wait mode. Set the SVC0 bit in the SVDC register to 0.



#### 25.5.10 Restrictions on Stop Mode

The touch sensor control unit must be stopped (set the TSCUSTRT bit to 0) and set for initialization (set the TSCUINIT bit to 1) before setting stop mode (set the CM10 bit in the CM1 register to 1) to stop all clocks. Any setting changes or initialization of the touch sensor control unit, including the setting change to stop mode, should be performed after measurement completes or before measurement starts, as much as possible.

# 25.5.11 Using Touch Sensor Control Unit with A/D Converter

Do not start measurement using the touch sensor control unit during A/D conversion.



# 26. Flash Memory

The flash memory supports the following three rewrite modes: CPU rewrite mode, standard serial I/O mode, and parallel I/O mode.

## 26.1 Overview

Table 26.1 lists the Flash Memory Specifications (refer to **Tables 1.1** to **1.3 R8C/36T-A Group Specifications** for items not listed in Table 26.1).

The R8C/36T-A Group has on-chip data flash (1 KB  $\times$  4 blocks) with background operation (BGO) function.

	Item	Specification	
Flash memory operating modes		3 modes (CPU rewrite, standard serial I/O, and parallel I/O)	
Division of erase blo	cks	Refer to Figure 26.1.	
Programming metho	d	Byte units/word units (program ROM area only)	
Erasure method		Block erase	
Programming and er	asure control method (1)	Program and erase control by software commands	
Rewrite protect control method	Blocks 0 to 6 (Program ROM) <sup>(2)</sup>	Rewrite protect control in block units by the lock bit	
	Blocks A, B, C, and D (Data flash)	Individual rewrite protect control on blocks A, B, C, and D by bits FMR14, FMR15, FMR16, and FMR17 in the FMR1 register	
Number of command	ds	7 commands	
Program and erase endurance <sup>(3)</sup>	Blocks 0 to 6 (Program ROM) <sup>(2)</sup>	1,000 times	
	Blocks A, B, C, and D (Data flash)	10,000 times	
ID code check functi	on	Standard serial I/O mode supported	
ROM code protection	n	Parallel I/O mode supported	

Table 26.1 Flash Memory Specifications

Notes:

1. To perform programming or erasure, use VCC = 2.7 to 5.5 V as the supply voltage. Do not perform programming or erasure at less than 2.7 V.

- 2. The number of blocks and block division vary with the MCU. Refer to Figure 26.1 for details.
- 3. Definition of program and erase endurance

The program and erase endurance is defined on a per-block basis. If the program and erase endurance is n (n = 1,000 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1-Kbyte block, and then the block is erased, the program/erase endurance still stands at one. When performing 100 or more rewrites, the actual erase count can be reduced by executing program operations in such a way that all blank areas are used before performing an erase operation. Avoid rewriting only particular blocks and try to average out the program and erase endurance of the blocks. It is also advisable to retain data on the erase endurance of each block and limit the number of erase operations to a certain number.

 Table 26.2
 Flash Memory Rewrite Mode

Flash Memory Rewrite Mode	CPU Rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Function	User ROM area is rewritten by executing software commands from the CPU.	User ROM area is rewritten using a dedicated serial programmer.	User ROM area is rewritten using a dedicated parallel programmer.
Rewritable area	User ROM	User ROM	User ROM
Rewrite programs	User program	Standard boot program	—



#### 26.2 Memory Map

The flash memory contains a user ROM area and a boot ROM area (reserved area).

Figure 26.1 shows the R8C/36T-A Group Flash Memory Block Diagram.

The user ROM area contains program ROM and data flash.

Program ROM: Flash memory mainly used for storing programs

Data flash: Flash memory mainly used for storing data to be rewritten

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite mode, standard serial I/O mode, or parallel I/O mode.

The rewrite control program (standard boot program) for standard serial I/O mode is stored in the boot ROM area before shipment. The boot ROM area is allocated separately from the user ROM area.




Figure 26.1 R8C/36T-A Group Flash Memory Block Diagram



#### 26.3 Registers

Table 26.3 lists the Flash Memory Register Configuration.

#### Table 26.3 Flash Memory Register Configuration

Register Name	Symbol	After Reset	Address	Access Size
Flash Memory Status Register	FST	10000X00b	00252h	8
Flash Memory Control Register 0	FMR0	00h	00254h	8
Flash Memory Control Register 1	FMR1	00h	00255h	8
Flash Memory Control Register 2	FMR2	00h	00256h	8
Option Function Select Register	OFS	(Note 1)	0FFFFh	8

Note:

1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not perform any additional writes to the OFS register. Erasing the block that includes the OFS register sets the OFS register to FFh.

## 26.3.1 Flash Memory Status Register (FST)

Address	00252h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	FST7	FST6	FST5	FST4	_	LBDATA	BSYAEI	RDYSTI
After Reset	1	0	0	0	0	Х	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	RDYSTI	Flash ready status interrupt request flag (1, 4, 5)	0: No flash ready status interrupt requested 1: Flash ready status interrupt requested	R/W
b1	BSYAEI	Flash access error interrupt request flag (2, 4, 5)	0: No flash access error interrupt requested 1: Flash access error interrupt requested	R/W
b2	LBDATA	LBDATA monitor flag	0: Locked 1: Not locked	R
b3	—	Nothing is assigned. The write value must	st be 0. The read value is 0.	—
b4	FST4	Program error flag (3)	0: No program error 1: Program error	R
b5	FST5	Erase error/blank check error flag (3)	0: No erase error/blank check error 1: Erase error/blank check error	R
b6	FST6	Erase-suspend status flag	0: Other than erase-suspend 1: During erase-suspend	R
b7	FST7	Ready/busy status flag	0: Busy 1: Ready	R

Notes:

 The RDYSTI bit cannot be set to 1 (flash ready status interrupt requested) by a program. When writing 0 (no flash ready status interrupt requested) to the RDYSTI bit, read this bit (dummy read) before writing to it. Make sure the DTC is not activated by the flash ready status source between reading and writing. To check this bit, set the RDYSTIE bit in the FMR0 register to 1 (flash ready status interrupt enabled).

 The BSYAEI bit cannot be set to 1 (flash access error interrupt requested) by a program. When writing 0 (no flash access error interrupt requested) to the BSYAEI bit, read this bit (dummy read) before writing to it.

To check this bit, set the BSYAEIE bit in the FMR0 register to 1 (flash access error interrupt enabled) or set the CMDERIE bit in the FMR0 register to 1 (erase/write error interrupt enabled).

- 3. This bit is also set to 1 (error) when a command error occurs.
- 4. When this bit is 1, do not set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled).
- 5. To set this bit to 0, first read 1, then write 0.



## RDYSTI Bit (Flash ready status interrupt request flag)

When the RDYSTIE bit in the FMR0 register is 1 (flash ready status interrupt enabled) and auto-programming or auto-erasure completes, or erase-suspend mode is entered, the RDYSTI bit is set to 1 (flash ready status interrupt requested).

During interrupt handling, set the RDYSTI bit to 0 (no flash ready status interrupt requested).

[Condition for setting to 0]Set to 0 by the interrupt handling program.[Condition for setting to 1]When the flash memory status changes from busy to ready while the RDYSTIE bit in the FMR0 register is 1,

the RDYSTI bit is set to 1.

The status is changed from busy to ready in the following states:

• Completion of erasing/programming the flash memory

- Suspend acknowledgement
- Completion of forcible termination
- Completion of the lock bit program
- Completion of the read lock bit status
- Completion of the block blank check
- When the flash memory can be read after it has been stopped.

## BSYAEI Bit (Flash access error interrupt request flag)

If an auto-programming or auto-erase block is accessed while the BSYAEIE bit in the FMR0 register is 1 (flash access error interrupt enabled), the BSYAEI bit is set to 1 (flash access error interrupt requested). During interrupt handling, set the BSYAEI bit to 0 (no flash access error interrupt requested).

If a command sequence error, erase error, or program error occurs while the CMDERIE bit in the FMR0 register is 1 (erase/write error interrupt enabled), the BSYAEI bit is set to 1 (flash access error interrupt requested).

During interrupt handling, execute the clear status register command and set the BSYAEI bit to 0 (no flash access error interrupt requested).

[Conditions for setting to 0]

- (1) Set to 0 by an interrupt handling program.
- (2) Execute the clear status register command.

[Conditions for setting to 1]

(1) Read or write to the area that is being erased/written when the BSYAEIE bit in the FMR0 register is 1 and while the flash memory is busy.

Or, read the data flash area while erasing/writing to the program ROM area. (Note that the read value is undefined in both cases. Writing has no effect.)

(2) If a command sequence error, erase error, blank check error, or program error occurs when the CMDERIE bit in the FMR0 register is 1 (erase/write error interrupt enabled).

## LBDATA Bit (LBDATA monitor flag)

This is a read-only bit indicating the lock bit status. To confirm the lock bit status, execute the read lock bit status command and read the LBDATA bit after the FST7 bit is set to 1 (ready).

The condition for updating this bit is when the program, erase, read lock bit status commands are generated. When the read lock bit status command is input, the FST7 bit is set to 0 (busy). At the time when the FST7 bit is set to 1 (ready), the lock bit status is stored in the LBDATA bit. The data in the LBDATA bit is retained until the next command is input.

#### FST4 Bit (Program error flag)

This is a read-only bit indicating the auto-programming status. The bit is set to 1 if a program error occurs; otherwise, it is set to 0. Refer to **26.5.8 Full Status Check** for details.



## FST5 Bit (Erase error/blank check error flag)

This is a read-only bit indicating the status of auto-erasure or the block blank check command. The bit is set to 1 if an erase error or blank check error occurs; otherwise, it is set to 0. Refer to **26.5.8 Full Status Check** for details.

## FST6 Bit (Erase-suspend status flag)

This is a read-only bit indicating the suspend status. The bit is set to 1 when an erase-suspend request is acknowledged and the suspend status is entered; otherwise, it is set to 0.

#### FST7 Bit (Ready/busy status flag)

When the FST7 bit is 0 (busy), the flash memory is in one of the following states:

- During programming
- During erasure
- During the lock bit program
- During the read lock bit status
- During the block blank check
- During forced stop operation
- The flash memory is being stopped
- The flash memory is being activated

Otherwise, the FST7 bit is set to 1 (ready).



## 26.3.2 Flash Memory Control Register 0 (FMR0)

Address	Address 00254h										
Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Symbol	RDYSTIE	BSYAEIE	CMDERIE	CMDRST	FMSTP	FMR02	FMR01	FMR00			
After Reset	0	0	0	0	0	0	0	0			

Bit	Symbol	Bit Name	Function	R/W
b0	FMR00	Programming unit select bit <sup>(1, 5)</sup>	0: Byte units 1: Word units	R/W
b1	FMR01	CPU rewrite mode select bit (1, 4)	0: CPU rewrite mode disabled 1: CPU rewrite mode enabled	R/W
b2	FMR02	EW1 mode select bit <sup>(1)</sup>	0: EW0 mode 1: EW1 mode	R/W
b3	FMSTP	Flash memory stop bit (2)	<ul> <li>0: Flash memory operates</li> <li>1: Flash memory stops (Low-power consumption state, flash memory initialization)</li> </ul>	R/W
b4	CMDRST	Erase/write sequence reset bit (3)	When the CMDRST bit is set to 1, the erase/write sequence is reset and erasure/writing can be forcibly stopped. The read value is 0.	R/W
b5	CMDERIE	Erase/write error interrupt enable bit	0: Erase/write error interrupt disabled 1: Erase/write error interrupt enabled	R/W
b6	BSYAEIE	Flash access error interrupt enable bit	0: Flash access error interrupt disabled 1: Flash access error interrupt enabled	R/W
b7	RDYSTIE	Flash ready status interrupt enable bit	<ul><li>0: Flash ready status interrupt disabled</li><li>1: Flash ready status interrupt enabled</li></ul>	R/W

Notes:

- 1. To set this bit to 1, first write 0 and then 1 immediately. Disable interrupts and DTC activation between writing 0 and writing 1.
- 2. Write to the FMSTP bit by a program transferred to the RAM. The FMSTP bit is enabled when the FMR01 bit is set to 1 (CPU rewrite mode enabled). Do not set FMSTP bit to 1 (flash memory stops) when the FMR01 bit is 0 (CPU rewrite mode disabled). To set the FMSTP bit to 1 (flash memory stops), set it when the FST7 bit in the FST register is 1 (ready).
- 3. The CMDRST bit is enabled when the FMR01 bit is set to 1 (CPU rewrite mode enabled) and the FST7 bit in the FST register is set to 0 (busy).
- 4. To set the FMR01 bit to 0 (CPU rewrite mode disabled), set it when the RDYSTI bit in the FST register is 0 (no flash ready status interrupt requested) and the BSYAEI bit is 0 (no flash access error interrupt requested).

5. Valid only for the program ROM area.

#### FMR01 Bit (CPU rewrite mode select bit)

When the FMR01 bit is set to 1 (CPU rewrite mode enabled), software commands can be accepted.

#### FMR02 Bit (EW1 mode select bit)

When the FMR02 bit is set to 1 (EW1 mode), EW1 mode is selected.

#### FMSTP Bit (Flash memory stop bit)


This bit is used to initialize the flash memory control circuits, and also to reduce the amount of current consumed by the flash memory. Access to the flash memory is disabled by setting the FMSTP bit to 1. Write to the FMSTP bit by a program transferred to the RAM.

To reduce the power consumption further in high-speed on-chip oscillator mode, low-speed on-chip oscillator mode (XIN clock stopped), and low-speed clock mode (XIN clock stopped), set the FMSTP bit to 1. Refer to **10.6.10 Stopping Flash Memory** for details.



When the MCU enters stop mode or wait mode while CPU rewrite mode is disabled, the FMR0 register does not need to be set because the power for the flash memory is automatically turned off and is turned back on when the MCU exits stop mode or wait mode.

When the FMSTP bit is set to 1 (including during the busy status (the period while the FST7 bit is 0) immediately after the FMSTP bit is changed from 1 to 0), do not set to low-current-consumption read mode at the same time.





#### CMDRST Bit (Erase/write sequence reset bit)

This bit is used to initialize the flash memory sequence and forcibly stop a program or block erase command. The program ROM area can be read when resetting the sequence of programming/erasing the data flash area.

If the program or block erase command is forcibly stopped using the CMDRST bit in the FMR0 register, execute the clear status register command after the FST7 bit in the FST register is set back to 1 (ready). To program the same address again, execute the block erase command again and ensure it has been completed normally before programming. If the addresses and blocks where the program or block erase command is forcibly stopped are allocated in the program area, set the FMR13 bit in the FMR1 register to 1 (lock bit disabled) before executing the block erase command again.

When the CMDRST bit is set to 1 (erasure/writing stops) during erase-suspend, the suspend status is also initialized. Therefore, execute a block erasure again for the block where the block erasure is being suspended.

#### CMDERIE Bit (Erase/write error interrupt enable bit)

This bit enables flash command error interrupt generation if the following errors occur:

- Program error
- Block erase error
- Command sequence error

• Block blank check error

If the CMDERIE bit is set to 1 (erase/write error interrupt enabled), an interrupt is generated if the above errors occur.

If a flash command error interrupt is generated, execute the clear status register command during interrupt handling.

To change the CMDERIE bit from 0 (erase/write error interrupt disabled) to 1 (erase/write error interrupt enabled), make the setting as follows:

- (1) Execute the clear status register command.
- (2) Set the CMDERIE bit to 1.



#### BSYAEIE Bit (Flash access error interrupt enable bit)

This bit enables flash access error interrupt generation if the flash memory being rewritten is accessed.

To change the BSYAEIE bit from 0 (flash access error interrupt disabled) to 1 (flash access error interrupt enabled), make the setting as follows:

- (1) Read the BSYAEI bit in the FST register (dummy read).
- (2) Write 0 (no flash access error interrupt requested) to the BSYAEI bit.
- (3) Set the BSYAEIE bit to 1 (flash access error interrupt enabled).

#### **RDYSTIE Bit (Flash ready status interrupt enable bit)**

This bit enables flash ready status error interrupt generation when the status of the flash memory sequence changes from busy to ready status.

To change the RDYSTIE bit from 0 (flash ready status interrupt disabled) to 1 (flash ready status interrupt enabled), make the setting as follows:

- (1) Read the RDYSTI bit in the FST register (dummy read).
- (2) Write 0 (no flash ready status interrupt requested) to the RDYSTI bit.
- (3) Set the RDYSTIE bit to 1 (flash ready status interrupt enabled).



# 26.3.3 Flash Memory Control Register 1 (FMR1)

Address	Address 00255h									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol	FMR17	FMR16	FMR15	FMR14	FMR13		FMR11			
Cymbol	1 1011 1 1		1 101110		1 1011113					

Bit	Symbol	Bit Name	Function	R/W
b0	—	Nothing is assigned. The write value must be 0	. The read value is 0.	—
b1	FMR11	Wait mode flash memory operation enable bit (1)	<ul><li>0: Flash memory stops during wait mode</li><li>1: Flash memory operation enabled during wait mode</li></ul>	R/W
b2	—	Nothing is assigned. The write value must be 0	. The read value is 0.	—
b3	FMR13	Lock bit disable select bit (2)	0: Lock bit enabled 1: Lock bit disabled	R/W
b4	FMR14	Data flash block A rewrite disable bit (3, 4)	0: Rewrite enabled (software command acceptable)	R/W
b5	FMR15	Data flash block B rewrite disable bit (3, 4)	1: Rewrite disabled (software command not acceptable, no error occurred)	R/W
b6	FMR16	Data flash block C rewrite disable bit (3, 4)		R/W
b7	FMR17	Data flash block D rewrite disable bit (3, 4)		R/W

Notes:

1. Do not set the FMR11 bit to 1 in stop mode, in low-power-consumption wait mode, or when low-currentconsumption read mode is enabled.

- 2. To set the FMR13 bit to 1, first write 0 and then 1 immediately. Disable interrupts and DTC activation between writing 0 and writing 1.
- 3. To set this bit to 0, first write 1 and then 0 immediately. Disable interrupts and DTC activation between writing 1 and writing 0.
- 4. This bit is set to 0 when the FMR01 bit in the FMR0 register is set to 0 (CPU rewrite mode disabled).

#### FMR11 Bit (Wait mode flash memory operation enable bit)

Setting the FMR11 bit to 1 allows the flash memory to operate even during wait mode. To operate the TSCU (touch sensor) function even during wait mode, this bit must be set to 1 because the flash memory resource is necessary for hardware operation.

#### FMR13 Bit (Lock bit disable select bit)

When the FMR13 bit is set to 1 (lock bit disabled), the lock bit is disabled. When the FMR13 bit is set to 0, the lock bit is enabled. Refer to **26.5.6 Data Protect Function** for the details on the lock bit.

The FMR13 bit enables the lock bit function only and the lock bit data does not change. However, when a block erase command is executed while the FMR13 bit is set to 1, the lock bit data set to 0 (locked) changes to 1 (not locked) after erasure completes.

[Conditions for setting to 0]

The FMR13 bit is set to 0 when one of the following conditions is met.

- Completion of the program command
- Completion of the block erase command
- Generation of a command sequence error
- Transition to erase-suspend
- The FMR01 bit in the FMR0 register is set to 0 (CPU rewrite mode disabled).
- The FMSTP bit in the FMR0 register is set to 1 (flash memory stops).
- The CMDRST bit in the FMR0 register is set to 1 (erasure/writing stops).

[Condition for setting to 1]

Set to 1 by a program.



#### FMR14 Bit (Data flash block A rewrite disable bit)

When the FMR14 bit is set to 0, data flash block A accepts program and block erase commands.

#### FMR15 Bit (Data flash block B rewrite disable bit)

When the FMR15 bit is set to 0, data flash block B accepts program and block erase commands.

#### FMR16 Bit (Data flash block C rewrite disable bit)

When the FMR16 bit is set to 0, data flash block C accepts program and block erase commands.

#### FMR17 Bit (Data flash block D rewrite disable bit)

When the FMR17 bit is set to 0, data flash block D accepts program and block erase commands.



## 26.3.4 Flash Memory Control Register 2 (FMR2)

Address	00256h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	FMR27	—		FMR24		FMR22	FMR21	FMR20
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	FMR20	Erase-suspend enable bit	0: Erase-suspend disabled 1: Erase-suspend enabled	R/W
b1	FMR21	Erase-suspend request bit (2)	0: Erase restart 1: Erase-suspend request	R/W
b2	FMR22	Interrupt request suspend request enable bit (1)	<ul><li>0: Erase-suspend request disabled by interrupt request</li><li>1: Erase-suspend request enabled by interrupt request</li></ul>	R/W
b3	_	Reserved	Set to 0.	R/W
b4	FMR24	Flash memory wait cycle control bit (1, 4)	0: Flash cycle 1: No flash cycle	R/W
b5	_	Reserved	Set to 0.	R/W
b6	—	Nothing is assigned. The write value must be 0	. The read value is 0.	—
b7	FMR27	Low-current-consumption read mode enable bit (1, 3, 4)	<ul><li>0: Low-current-consumption read mode disabled</li><li>1: Low-current-consumption read mode enabled</li></ul>	R/W

Notes:

- 1. To set this bit to 1, first write 0 and then 1 immediately. Disable interrupts and DTC activation between writing 0 and writing 1.
- 2. To set the FMR21 bit to 0 (erase restart), set it when the FMR01 bit in the FMR0 register is 1 (CPU rewrite mode enabled).
- 3. Set the FMR27 bit to 1 after setting either of the following:
  - Set the CPU clock to the low-speed on-chip oscillator clock divided by 4, 8, or 16.
  - Set the CPU clock to the XCIN clock divided by 1 (no division), 2, 4, or 8.
- 4. When the MCU exits wait mode or stop mode, if bits CM37 and CM36 (system clock select bits when exiting wait mode or stop mode) in the CM3 register are 10b (high-speed on-chip oscillator clock selected) or 11b (XIN clock selected), or if the CM35 bit in the CM3 register is 1 (no division), this bit is set to the value after reset.

#### FMR20 Bit (Erase-suspend enable bit)

When the FMR20 bit is set to 1 (enabled), the erase-suspend function is enabled.

#### FMR21 Bit (Erase-suspend request bit)

When the FMR21 bit is set to 1, erase-suspend mode is entered. If the FMR22 bit is 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request) when an interrupt request for the enabled interrupt is generated, and erase-suspend mode is entered. To restart auto-erasure, set the FMR21 bit to 0 (erase restart).

[Condition for setting to 0] Set to 0 by a program.

[Conditions for setting to 1]

- When the FMR22 bit is 1 (erase-suspend request enabled by interrupt request) at the time an interrupt is generated.
- Set to 1 by a program.



#### FMR22 Bit (Interrupt request suspend request enable bit)

When the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request) when an interrupt request is generated during auto-erasure. Set the FMR22 bit to 1 when using erase-suspend while rewriting the user ROM area in EW1 mode.

## FMR24 Bit (Flash memory wait cycle control bit)

When the FMR24 bit is 0, one wait cycle is required for program ROM and three wait cycles are required for data flash.

When the FMR24 bit is 1, zero wait cycle is required for program ROM and one wait cycle is required for data flash.

#### FMR27 Bit (Low-current-consumption read mode enable bit)

When the FMR27 bit is set to 1 (low-current-consumption read mode enabled) in low-speed clock mode (XIN clock stopped) or low-speed on-chip oscillator mode (XIN clock stopped), power consumption when reading the flash memory can be reduced. Refer to **10.6.11 Low-Current-Consumption Read Mode** for details.

Low-current-consumption read mode can be used when the CPU clock is set to the low-speed on-chip oscillator clock divided by 4, 8, or 16. Do not use low-current-consumption read mode when the clock is divided by 1 (no division) or 2. After setting the division ratio of the CPU clock, set the FMR27 bit to 1.

When entering wait mode or stop mode while the FMR27 bit is 1 (low-current-consumption read mode enabled), set bits CM37 and CM36 in the CM3 register to 00b (MCU exits using the CPU clock used immediately before entering wait or stop mode), and the CM35 bit to 0 (settings of CM06 bit in CM0 register and bits CM16 and CM17 in CM1 register enabled).

When the FMR27 bit is 1 (low-current-consumption read mode enabled), do not execute any program, block erase, or lock bit program commands. To change the FMSTP bit from 1 (flash memory stops) to 0 (flash memory operates), make the setting when the FMR27 bit is 0 (low-current-consumption read mode disabled).



# 26.3.5 Option Function Select Register (OFS)

Address	0FFFFh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CSPROINI	LVDAS	VDSEL1	VDSEL0	ROMCP1	ROMCR	_	WDTON
After Reset	User Setting Value <sup>(1)</sup>							

Bit	Symbol	Bit Name	Function	R/W
b0	WDTON	Watchdog timer start select bit	0: Watchdog timer automatically starts after reset 1: Watchdog timer is stopped after reset	R/W
b1	—	Reserved	Set to 1.	R/W
b2	ROMCR	ROM code protect disable bit	0: ROM code protect disabled 1: ROMCP1 bit enabled	R/W
b3	ROMCP1	ROM code protect bit	0: ROM code protect enabled 1: ROM code protect disabled	R/W
b4	VDSEL0	Voltage detection 0 level	b5 b4	R/W
b5	VDSEL1	select bits <sup>(2)</sup>	0 0: 3.80 V (typ.) selected (Vdet0_3) 0 1: 2.85 V (typ.) selected (Vdet0_2) 1 0: 2.35 V (typ.) selected (Vdet0_1) 1 1: 1.90 V (typ.) selected (Vdet0_0)	R/W
b6	LVDAS	Voltage detection 0 circuit start bit (3)	0: Voltage monitor 0 reset enabled after reset 1: Voltage monitor 0 reset disabled after reset	R/W
b7	CSPROINI	Count source protection mode after reset select bit	0: Count source protect mode enabled after reset 1: Count source protect mode disabled after reset	R/W

Notes:

- 1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not perform any additional writes to the OFS register. Erasing the block including the OFS register sets the OFS register to FFh. The value of the OFS register is FFh at shipment of blank products. After programming, the value is the same as that programmed by the user. At shipment of factory-programmed products, the value of the OFS register is the same as that set in a program by the user.
- 2. The same voltage detection 0 level selected by bits VDSEL0 and VDSEL1 is set in both the voltage monitor 0 reset and power-on reset functions.
- 3. Set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset) to use the power-on reset or voltage monitor 0 reset.

For an example of the OFS register settings, refer to 5.6.1 Option Function Select Area Setting Examples.

## LVDAS Bit (Voltage detection 0 circuit start bit)

The Vdet0 voltage monitored in the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.



## 26.4 Functions to Prevent Flash Memory from being Rewritten

Standard serial I/O mode has an ID code check function, and parallel I/O mode has a ROM code protect function to prevent the flash memory from being read or rewritten easily.

## 26.4.1 ID Code Check Function

The ID code check function is used in standard serial I/O mode. If the 3 bytes (addresses 0FFFCh to 0FFFEh) of the reset vector are set to any value other than FFFFFFh, the ID codes sent from the serial programmer or the on-chip debugging emulator and the 7-byte ID codes written in the flash memory are checked to see if they match. If the ID codes do not match, the commands sent from the serial programmer or the on-chip debugging emulator are not accepted. Refer to **5.3 ID Code Area** for details on the ID code check function.

## 26.4.2 ROM Code Protect Function

The ROM protect function prevents the contents of the flash memory from being read, rewritten, or erased using the OFS register in parallel I/O mode.

Refer to 5.5 Option Function Select Area for details on the option function select area.

The ROM code protect function is enabled by writing 1 to the ROMCR bit and writing 0 to the ROMCP1 bit. This prevents the contents of the on-chip flash memory from being read or rewritten.

Once ROM code protection is enabled, the contents of the internal flash memory cannot be rewritten in parallel I/O mode. To disable ROM code protection, erase the block including the OFS register using CPU rewrite mode or standard serial I/O mode.



#### 26.5 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the MCU is mounted on a board without using a ROM programmer. These software commands must only be executed for blocks in the user ROM area. The flash module has an erase-suspend function which halts the erase operation temporarily during an erase operation in CPU rewrite mode. During erase-suspend, the flash memory can be read or programmed. Erase-write 0 mode (EW0 mode) and erase-write 1 mode (EW1 mode) are available in CPU rewrite mode. Table 26.4 lists the Differences between EW0 Mode and EW1 Mode.

Item	EW0 Mode	EW1 Mode
Operating mode	Single-chip mode	Single-chip mode
Rewrite control program allocatable areas	User ROM	User ROM
Rewrite control program executable areas	RAM (The rewrite control program must be transferred before being executed.) However, the program can be executed in the program ROM area when rewriting the data flash area.	User ROM or RAM
Rewritable areas	User ROM	User ROM (However, blocks which contain the rewrite control program are excluded.)
Software command restrictions	_	Program and block erase commands (Must not be executed for any block which contains the rewrite control program.)
Mode after programming or block erasure or after entering erase-suspend	Read array mode	Read array mode
CPU and DTC state during programming and block erasure	The CPU and DTC operate.	<ul> <li>The CPU or DTC operates while the data flash area is being programmed or block erased.</li> <li>The CPU or DTC is put in a hold state while the program ROM area is being programmed or block erased (I/O ports retain the state before the command execution).</li> </ul>
Flash memory status detection	Read bits FST7, FMT5, and FMT4 in the FST register by a program.	Read bits FST7, FST5, and FST4 in the FST register by a program.
Conditions for entering erase-suspend	<ul> <li>Set bits FMR20 and FMR21 in the FMR2 register to 1 by a program.</li> <li>Set bits FMR20 and FMR22 in the FMR2 register to 1 and the enabled maskable interrupt is generated.</li> </ul>	<ul> <li>Set bits FMR20 and FMR21 in the FMR2 register to 1 by a program (while rewriting the data flash area).</li> <li>Set bits FMR20 and FMR22 in the FMR2 register to 1 and the enabled maskable interrupt is generated.</li> </ul>
CPU clock	20 MHz	20 MHz

Table 26.4 Differences between EW0 Mode and EW1 Mode



## 26.5.1 EW0 Mode

When the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode enabled), the MCU enters CPU rewrite mode and software commands can be accepted. Since the FMR02 bit in the FMR0 register is set to 0 at this time, EW0 mode is selected.

Software commands are used to control program and erase operations. The FST register can be used to confirm whether programming or erasure has completed.

To enter erase-suspend during auto-erasure, set the FMR20 bit to 1 (erase-suspend enabled) and the FMR21 bit to 1 (erase-suspend request). Next, verify that the FST7 bit in the FST register is set to 1 (ready), and then verify that the FST6 bit is set to 1 (during erase-suspend) before accessing the flash memory. When the FST6 bit is set to 0, erasure completes.

When the FMR21 bit in the FMR2 register is set to 0 (erase restart), auto-erasure restarts. To confirm whether auto-erasure has restarted, verify that the FST7 bit in the FST register is set to 0, and then verify that the FST6 bit is set to 0 (other than erase-suspend).

## 26.5.2 EW1 Mode

After the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode enabled), EW1 mode is selected by setting the FMR02 bit to 1.

The FST register can be used to confirm whether programming or erasure has completed.


To enable the erase-suspend function during auto-erasure, execute the block erase command after setting the FMR20 bit in the FMR2 register to 1 (suspend enabled). To enter erase-suspend while auto-erasing the user ROM area, set the FMR22 bit in the FMR2 register to 1 (erase-suspend request enabled by interrupt request). Also, the interrupt to enter erase-suspend must be enabled in advance.

When an interrupt request is generated, the FMR21 bit in the FMR2 register is automatically set to 1 (erasesuspend request) and auto-erasure suspends after td(SR-SUS). After interrupt handling completes, set the FMR21 bit to 0 (erase restart) to restart auto-erasure.




#### 26.5.3 Setting and Cancelling Each Mode

Figure 26.3 shows Setting and Cancelling EW0 Mode and Figure 26.4 shows Setting and Cancelling EW0 Mode (when Rewriting Data Flash) and EW1 Mode.



Setting and Cancelling EW0 Mode Figure 26.3



RENESAS

#### 26.5.4 Suspend Operation

The suspend function halts the auto-erase operation temporarily during auto-erasure.

When auto-erasure is suspended, the next operation can be executed (refer to Table 26.5 Executable Operation during Suspend).

- When auto-erasure of any block in data flash is suspended, auto-programming and reading of another block can be executed.
- When auto-erasure of data flash is suspended, auto-programming and reading of program ROM can be executed.
- When auto-erasure of any block in program ROM is suspended, auto-programming and reading of another block can be executed.
- When auto-erasure of program ROM is suspended, auto-programming and reading of data flash can be executed.
- To check the suspend, verify that the FST7 bit in the FST register is set to 1 (ready), and then verify that the FST6 bit in the FST register is set to 1 (during erase-suspend) to confirm whether erasure has been suspended. When the FST6 bit is set to 0 (other than erase-suspend), erasure has completed.

Figure 26.5 shows the Suspend Operation Timing.

#### Table 26.5 Executable Operation during Suspend

		Operation during Suspend											
		(Bloc	Data flash k during era on before er suspend)		Data flash (Block during no erasure execution before entering suspend)		Program ROM (Block during erasure execution before entering suspend)			Program ROM (Block during no erasure execution before entering suspend)			
		Erase	Program	Read	Erase	Program	Read	Erase	Program	Read	Erase	Program	Read
Areas	Data flash	D	D	D	D	E	Е	N/A	N/A	N/A	D	E	E (6)
during erasure execution before entering suspend	Program ROM	N/A	N/A	N/A	D	E	E	D	D	D	D	E	E

Notes:

E indicates operation is enabled by using the suspend function, D indicates operation is disabled, and N/A indicates no combination is available.
 Operation cannot be suspended during programming.

3. The block erase command can be executed for erasure. The program, lock bit program, and read lock bit status commands can be executed for programming.


The clear status register command can be executed when the FST7 bit in the FST register is set to 1 (ready).

The block blank check operation is disabled during suspend.

4. The MCU enters read array mode immediately after entering erase-suspend.

5. Applicable only to products with on-chip data flash.

6. The program ROM area can be read with the BGO function while programming or block erasing data flash.







# 26.5.5 BGO (Background Operation) Function

The array data can be read when the program ROM area is specified during a data flash program or block erase operation. This eliminates the need to write software commands. The access time is the same as that for normal read operations.

Note that other data flash blocks cannot be read during a data flash program or block erase operation. Figure 26.6 shows the BGO Function.

	 Time ►
Data flash	 Erase/program
Program ROM	 Read Read Read Read - Read -

Figure 26.6 BGO Function



#### 26.5.6 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR13 bit in the FMR1 register to 0 (lock bit enabled). The lock bit can be used to disable (lock) programming or erasing each block. This prevents data from being written or erased inadvertently. The block status changes according to the lock bit as follows:

- When the lock bit data is set to 0: locked (the block cannot be programmed or erased)
- When the lock bit data is set to 1: not locked (the block can be programmed and erased)

The lock bit data is set to 0 (locked) by executing the lock bit program command and to 1 (not locked) by erasing the block. There are no commands that can be used to set only the lock bit data to 1. The lock bit data can be read using the read lock bit status command.

When the FMR13 bit is set to 1 (lock bit disabled), the lock bit function is disabled and no blocks are locked (each lock bit data remains unchanged). The lock bit function is enabled by setting the FMR13 bit to 0 (the lock bit data is retained).


When the block erase command is executed while the FMR13 bit is 1, the target block is erased regardless of the lock bit status. The lock bit of the erase target block is set to 1 after erasure completes.

Refer to **26.5.7 Software Commands** for the details on the individual commands.

The FMR13 bit is set to 0 after auto-erasure completes. This bit is also set to 0 if one of the following conditions is met. To erase or program a different locked block, set the FMR 13 bit to 1 again and execute the block erase or program command.

- If the FST7 bit in the FST register is changed from 0 (busy) to 1 (ready).
- If a command sequence error occurs.
- If the FMR01 bit in the FMR0 register is set to 0 (CPU mode disabled).
- If the FMSTP bit in the FM0 register is set to 1 (flash memory stops).
- If the CMDRST bit in the FMR0 register is set to 1 (erasure/writing stops).

Figure 26.7 shows the FMR13 Bit Operation Timing.





## 26.5.7 Software Commands

The software commands are described below. Commands and data must be read and written in 8-bit units. However, commands and data of programming (word units) must be written in 16-bit units. Do not input any command other than those listed in the table below.

Command		First Bus Cycle	•	Second Bus Cycle			
Commanu	Mode	Address	Data	Mode	Address	Data	
Read array	Write	×	FFh	—	—	—	
Clear status register	Write	×	50h	—	—	—	
Program	Write	WA	40h	Write	WA	WD	
Block erase	Write	×	20h	Write	BA	D0h	
Lock bit program	Write	BT	77h	Write	BT	D0h	
Read lock bit status	Write	×	71h	Write	BT	D0h	
Block blank check	Write	×	25h	Write	BA	D0h	

#### Table 26.6 Software Commands

WA: Write address

WD: Write data

BA: Any address of the block

BT: Start address of the block

x: Any address in the user ROM area

## 26.5.7.1 Read Array Command

The read array command is used to read the flash memory.

When FFh is written in the first bus cycle, the MCU enters read array mode. When the read address is input in the following bus cycles, the content of the specified address can be read in 8-bit units.

Since read array mode is retained until another command is written, the contents of multiple addresses can be read continuously.

In addition, after a reset, the MCU enters read array mode after a program, block erase, block blank check, read lock bit status, or clear status register command, or after entering erase-suspend.

## 26.5.7.2 Clear Status Register Command

The clear status register command is used to set bits FST4 and FST5 in the FST register to 0. When 50h is written in the first bus cycle, bits FST4 and FST5 in the FST register are set to 0.



## 26.5.7.3 Program Command

The program command is used to write data to the flash memory in 1-byte units.

When 40h is written in the first bus cycle and data is written in the second bus cycle to the write address, autoprogramming (data program and verify operation) starts. Make sure the address value specified in the first bus cycle is the same address as the write address specified in the second bus cycle.

The FST7 bit in the FST register can be used to confirm whether auto-programming has completed. The FST7 bit is set to 0 during auto-programming and is set to 1 when auto-programming completes.

After auto-programming has completed, the auto-program result can be confirmed by the FST4 bit in the FST register (refer to **26.5.8 Full Status Check**).

Do not perform additional writes to previously programmed addresses.

The program command targeting each block in the program ROM can be disabled using the lock bit. The following commands are not accepted under the following conditions:

- Program commands targeting data flash block A when the FMR14 bit in the FMR1 register is set to 1 (rewrite disabled).
- Program commands targeting data flash block B when the FMR15 bit is set to 1 (rewrite disabled).
- Program commands targeting data flash block C when the FMR16 bit is set to 1 (rewrite disabled).
- Program commands targeting data flash block D when the FMR17 bit is set to 1 (rewrite disabled).

Figure 26.8 shows the Program Flowchart (Flash Ready Status Interrupt Disabled) and Figure 26.9 shows the Program Flowchart (Flash Ready Status Interrupt Enabled).

In EW1 mode, do not execute this command for any address where the rewrite control program is allocated.

When the RDYSTIE bit in the FMR0 register is set to 1 (flash ready status interrupt enabled), a flash ready status interrupt can be generated upon completion of auto-programming. The auto-program result can be confirmed by reading the FST register during the interrupt routine.





Figure 26.8 Program Flowchart (Flash Ready Status Interrupt Disabled)







#### 26.5.7.4 Block Erase Command

When 20h is written in the first bus cycle and then D0h is written in the second bus cycle to any address of the block, auto-erasure (erase and erase verify operation) starts in the specified block.

The FST7 bit in the FST register can be used to confirm whether auto-erasure has completed. The FST7 bit is set to 0 during auto-erasure and is set to 1 when auto-erasure completes. After auto-erasure completes, all data in the block is set to FFh.

After auto-erasure has completed, the auto-erase result can be confirmed by the FST5 bit in the FST register (refer to **26.5.8 Full Status Check**).

The block erase command targeting each block in the program ROM can be disabled using the lock bit.

- The following commands are not accepted under the following conditions:
- Block erase commands targeting data flash block A when the FMR14 bit in the FMR1 register is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block B when the FMR15 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block C when the FMR16 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block D when the FMR17 bit is set to 1 (rewrite disabled).

Figure 26.10 shows the Block Erase Flowchart (Flash Ready Status Interrupt Disabled), Figure 26.11 shows the Block Erase Flowchart (Flash Ready Status Interrupt Disabled and Suspend Enabled), and Figure 26.12 shows the Block Erase Flowchart (Flash Ready Status Interrupt Enabled and Suspend Enabled).

In EW1 mode, do not execute this command for any block where the rewrite control program is allocated.

While the RDYSTIE bit in the FMR0 register is set to 1 (flash ready status interrupt enabled), a flash ready status interrupt can be generated upon completion of auto-erasure. While the RDYSTIE bit is set to 1 and the FMR20 bit in the FMR2 register is set to 1 (erase-suspend enabled), a flash ready status interrupt is generated when the FMR21 bit is set to 1 (erase-suspend request) and auto-erasure suspends. The auto-erase result can be confirmed by reading the FST register during the interrupt routine.




Figure 26.10 Block Erase Flowchart (Flash Ready Status Interrupt Disabled)






Figure 26.11 Block Erase Flowchart (Flash Ready Status Interrupt Disabled and Suspend Enabled)






Figure 26.12 Block Erase Flowchart (Flash Ready Status Interrupt Enabled and Suspend Enabled)



## 26.5.7.5 Lock Bit Program Command

This command is used to set the lock bit of any block in the program ROM area to 0 (locked).

When 77h is written in the first bus cycle and D0h is written in the second bus cycle to the start address of the block, 0 is written to the lock bit of the specified block. Make sure the address value in the first bus cycle is the same address as the start address of the block specified in the second bus cycle.

Figure 26.13 shows the Lock Bit Program Flowchart. The lock bit status (lock bit data) can be read using the read lock bit status command.

The FST7 bit in the FST register can be used to confirm whether writing to the lock bit has completed.

Refer to **26.5.6 Data Protect Function** for the lock bit function and how to set the lock bit to 1 (not locked).




Figure 26.13 Lock Bit Program Flowchart



## 26.5.7.6 Read Lock Bit Status Command

This command is used to read the lock bit status of any block in the program ROM area.

When 71h is written in the first bus cycle and D0h is written in the second cycle to the start address of the block, the lock bit status of the specified block is stored in the LBDATA bit in the FST register. After the FST7 bit in the FST register has been set to 1 (ready), read the LBDATA bit.

Figure 26.14 shows the Read Lock Bit Status Flowchart.




Figure 26.14 Read Lock Bit Status Flowchart



## 26.5.7.7 Block Blank Check Command

This command is used to confirm that all addresses of a given block are blank data FFh.

When 25h is written in the first bus cycle and D0h is written in the second bus cycle to any address of the block, blank check starts in the specified block. The FST7 bit in the FST register can be used to confirm whether blank check has completed. The FST7 bit is set to 0 during the blank-check period and set to 1 when blank check completes.

After blank check has completed, the blank-check result can be confirmed by the FST5 bit in the FST register (refer to **26.5.8 Full Status Check**). This command is used to verify that the target block has not been written to. To confirm whether erasure has completed normally, execute a full status check.

Do not execute the block blank check command when the FST6 bit is set to 1 (during erase-suspend). Figure 26.15 shows the Block Blank Check Flowchart.




Figure 26.15 Block Blank Check Flowchart

This command is intended for programmer manufacturers, not for general users.



## 26.5.8 Full Status Check

If an error occurs, bits FST4 and FST5 in the FST register are set to 1, indicating the occurrence of an error. The execution result can be confirmed by checking these status bits (full status check).

Table 26.7 lists the Errors and FST Register Status. Figure 26.16 shows the Full Status Check and Handling Procedure for Individual Errors.

Table 26.7	Errors and FST Register Status
------------	--------------------------------

FST Register Status		Error	Error Occurrence Condition				
FST5	FST4	Elloi					
1	1	Command sequence error	<ul> <li>When a command is not written correctly.</li> <li>When data other than valid data (i.e., D0h or FFh) is written in the second bus cycle of the block erase command. <sup>(1)</sup></li> <li>The erase command is executed during suspend</li> <li>A command is executed for a block during suspend</li> </ul>				
1	0	Erase error	When the block erase command is executed, but auto-erasure does not complete correctly.				
1 0		Blank check error	When the block blank check command is executed and data other than blank data FFh is read.				
0	1	Program error/ lock bit program error	When the program command is executed, but auto- programming does not complete correctly.				

Note:

1. When FFh is written in the second bus cycle of these commands, the MCU enters read array mode. At the same time, the command code written in the first bus cycle becomes invalid.





Figure 26.16 Full Status Check and Handling Procedure for Individual Errors



### 26.6 Standard Serial I/O Mode

In standard serial I/O mode, a serial programmer which supports the MCU can be used to rewrite the user ROM area while the MCU is mounted on-board.

There are three types of standard serial I/O modes:

- Standard serial I/O mode 1 ..... Clock synchronous serial I/O used to connect to a serial programmer
- Standard serial I/O mode 2..... Clock asynchronous serial I/O used to connect to a serial programmer
- Standard serial I/O mode 3 ...... Special clock asynchronous serial I/O used to connect to a serial programmer

Standard serial I/O mode 2 and standard serial I/O mode 3 can be used for the MCU.

Refer to **Appendix 2. Connection Examples between Serial Programmer and On-Chip Debugging Emulator** for examples of connecting to a serial programmer. Contact the serial programmer manufacturer for more information. Refer to the user's manual included with your serial programmer for instructions.

Table 26.8 lists the Pin Functions (Flash Memory Standard Serial I/O Mode 2) and Figure 26.17 shows Pin Handling in Standard Serial I/O Mode 2. Table 26.9 lists the Pin Functions (Flash Memory Standard Serial I/O Mode 3) and Figure 26.18 shows Pin Handling in Standard Serial I/O Mode 3.

After handling the pins shown in Table 26.8 and rewriting the flash memory using the programmer, apply a highlevel signal to the MODE pin and reset the hardware to run the program in the flash memory in single-chip mode.

## 26.6.1 ID Code Check Function

The ID code check function determines whether the ID codes sent from the serial programmer and those written in the flash memory match.

Refer to **5.3 ID Code Area** for details on the ID code check function.




Pin	Name	I/O	Description
VCC, VSS	Power supply input		Apply the guaranteed programming and erasure voltage to the VCC pin and 0 V to the VSS pin.
RESET	Reset input	I	Reset input pin.
P4_6/XIN	P4_6 input/clock input	I	If an external oscillator is connected, connect a ceramic resonator
P4_7/XOUT	P4_7 input/clock output	I/O	or crystal oscillator between pins XIN and XOUT. To use as an input port, input a high-level or low-level signal, or leave the pin open.
MODE	MODE	I/O	Input a low-level signal.
P1_4	TXD output	0	Serial data output pin.
P1_5	RXD input		Serial data input pin.

Table 26.8	Pin Functions (Flash Memory Standard Serial I/O Mode 2)
------------	---

Note:

1. For I/O ports other than the above, apply a high-level or low-level signal, or leave them open.





Pin	Name	I/O	Description
VCC, VSS	Power supply input		Apply the guaranteed programming and erasure voltage to the VCC pin and 0 V to the VSS pin.
RESET	Reset input	I	Reset input pin.
P4_6/XIN	P4_6 input/clock input	I	If an external oscillator is connected, connect a ceramic resonator
P4_7/XOUT	P4_7 input/clock output	I/O	or crystal oscillator between pins XIN and XOUT. To use as an input port, input a high-level or low-level signal, or leave the pin open.
MODE	MODE	I/O	Serial data I/O pin. Connect the pin to a programmer.

Table 26.9	Pin Functions (Flash Memory Standard Serial I/O Mode 3)
------------	---

Note:

1. For I/O ports other than the above, apply a high-level or low-level signal or leave them open.




Figure 26.18 Pin Handling in Standard Serial I/O Mode 3



### 26.7 Parallel I/O Mode

Parallel I/O mode is used to input and output software commands, addresses, and data necessary to control (read, program, and erase) the on-chip flash memory.

Use a parallel programmer which supports the MCU. Contact the parallel programmer manufacturer for more information. Refer to the user's manual included with your parallel programmer for instructions. In parallel I/O mode, the user ROM areas shown in Figure 26.1 can be rewritten.

## 26.7.1 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read and rewritten (refer to **26.4.2 ROM Code Protect Function**).



### 26.8 Notes on Flash Memory

### 26.8.1 CPU Rewrite Mode

### 26.8.1.1 Prohibited Instructions

The following instructions cannot be used while the program ROM area is being rewritten in EW0 mode because they reference data in the flash memory: UND, INTO, and BRK.

### 26.8.1.2 Interrupts

Tables 26.10 to 26.12 show CPU Rewrite Mode Interrupts.

Mode	Erase/ Write Target	Status	Maskable Interrupt	
EWO	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto- erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit to 0 (erase restart).	
		During auto-erasure (suspend disabled or FMR22 = 0)	Interrupt handling is executed while auto-erasure or auto-programming is being performed.	
		During auto-programming		
	Program ROM	During auto-erasure (suspend enabled)	Usable by allocating a vector in RAM.	
		During auto-erasure (suspend disabled)		
		During auto-programming		
EW1	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1, the FMR21 bit is automatically set to 1. The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto- erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit to 0.	
		During auto-erasure (suspend disabled or FMR22 = 0)	Interrupt handling is executed while auto-erasure or auto-programming is being performed.	
		During auto-programming		
	Program ROM	During auto-erasure (suspend enabled)	Auto-erasure suspends after td(SR-SUS) and interrupt handling is executed. Auto- erasure can be restarted by setting the FMR21 bit to 0 after interrupt handling completes. While auto-erasure is being suspended, any block other than the block during auto- erasure execution can be read or written.	
		During auto-erasure (suspend disabled or FMR22 = 0)	Auto-erasure and auto-programming have priority and interrupt requests are put on standby. Interrupt handling is executed after auto-erase and auto-program complete.	
		During auto-programming		

 Table 26.10
 CPU Rewrite Mode Interrupts (1)

FMR21, FMR22: Bits in FMR2 register



Mode	Erase/ Write Target	Status	<ul> <li>Watchdog Timer</li> <li>Oscillation Stop Detection</li> <li>Voltage Monitor 2</li> <li>Voltage Monitor 1</li> </ul>	Undefined Instruction     INTO Instruction     BRK Instruction     Single Step     Address Match     Address Break (Note 1)	
EWO	Data flash	During auto-erasure (suspend enabled) During auto-erasure (suspend disabled or	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit is set to 0 (erase restart).	When an interrupt request is acknowledged, interrupt handling is executed. If erase-suspend is required, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto- erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto- erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit in the FMR2 register is set to 0 (erase restart).	
		FMR22 = 0) During auto-programming			
	Program ROM         During auto-erasure (suspend enabled)         When an interrupt request is acknowledged, auto- erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period.           During auto-programming         Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the norm value may not be read. After the flash memory restarts execute auto-erasure again and ensure it completes normally.           The watchdog timer does not stop during the comman operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase- suspend function.		Not usable during auto-erasure or auto-programming.		

Table 26.11	CPU Rewrite Mode Interrupts (2)	)
-------------	---------------------------------	---

FMR21, FMR22: Bits in FMR2 register

Note:

1. Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

Mode	Erase/ Write Target	Status	<ul> <li>Watchdog Timer</li> <li>Oscillation Stop Detection</li> <li>Voltage Monitor 2</li> <li>Voltage Monitor 1</li> </ul>	Undefined Instruction     INTO Instruction     BRK Instruction     Single Step     Address Match     Address Break (Note 1)	
EW1	Data flash	During auto-erasure (suspend enabled) During auto-erasure (suspend disabled or FMR22 = 0)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit is set to 0 (erase restart).	When an interrupt request is acknowledged, interrupt handling is executed. If erase-suspend is required, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto- erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto- erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit in the FMR2 register is set to 0 (erase restart).	
		During auto-programming			
	, , ,		When an interrupt request is acknowledged, auto- erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt	Not usable during auto-erasure or auto-programming.	
		During auto-erasure (suspend disabled or FMR22 = 0)	handling starts when the flash memory restarts after the fixed period.		
auto-programming v e n T c l		0	Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase- suspend function.		

FMR21, FMR22: Bits in FMR2 register

Note:

1. Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

#### 26.8.1.3 How to Access

To set one of the following bits to 1, first write 0 and then 1 immediately. Disable interrupts and DTC activation between writing 0 and writing 1.

- The FMR01 bit or FMR02 bit in the FMR0 register
- The FMR13 bit in the FMR1 register
- The FMR20 bit, FMR22 bit, or FMR 27 bit in the FMR2 register

To set one of the following bits to 0, first write 1 and then 0 immediately. Disable interrupts and DTC activation between writing 1 and writing 0.

• The FMR14 bit, FMR15 bit, FMR16 bit, or FMR17 bit in the FMR1 register

### 26.8.1.4 Rewriting User ROM Area

In EW0 mode, if the supply voltage drops while rewriting any block in which a rewrite control program is stored, it may not be possible to rewrite the flash memory because the rewrite control program cannot be rewritten correctly. In this case, use standard serial I/O mode.

### 26.8.1.5 Programming

Do not write additions to the already programmed address.

## 26.8.1.6 Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

If the FST7 bit in the FST register is set to 0 (busy during programming or erasure execution), do not enter to stop mode or wait mode.

Do not enter stop mode or wait mode while the FMR27 bit is 1 (low-current-consumption read mode enabled).

### 26.8.1.7 Programming and Erasure Voltage for Flash Memory

To perform programming and erasure, use VCC = 2.7 to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

### 26.8.1.8 Block Blank Check

Do not execute the block blank check command during erase-suspend.

### 26.8.1.9 Low-Current-Consumption Read Mode

In low-speed clock mode and low-speed on-chip oscillator mode, the current consumption when reading the flash memory can be reduced by setting the FMR27 bit in the FMR2 register to 1 (low-current-consumption read mode enabled).

Low-current-consumption read mode can be used when the CPU clock is set to either of the following:

• The CPU clock is set to the low-speed on-chip oscillator clock divided by 4, 8, or 16.

- When divided by 1 (no division) or divided by 2 is set, do not use low-current-consumption read mode.
- The CPU clock is set to the XCIN clock divided by 1 (no division), 2, 4, or 8.

However, do not use low-current-consumption read mode when the frequency of the selected CPU clock is 3 kHz or below. After setting the divide ratio of the CPU clock, set the FMR27 bit to 1 (low-current-consumption read mode enabled).

To reduce the power consumption, refer to **10. Power Control**.

Enter wait mode or stop mode after setting the FMR27 bit to 0 (low-current-consumption read mode disabled). Do not enter wait mode or stop mode while the FMR27 bit is 1 (low-current-consumption read mode enabled).



## 27. CRC Calculator Function

## 27.1 Overview

The CRC (Cyclic Redundancy Check) calculator detects errors in data blocks. This CRC calculator is enhanced by an additional feature, CRC snoop, which can monitor reads from and writes to a certain SFR address, and perform CRC calculations automatically on the data read from and data written to the SFR address.

Table 27.1	CRC	Calculator	Specifications
------------	-----	------------	----------------

Item	Specifications	
Generator polynomial	CRC-CCITT (X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1) or CRC-16 (X <sup>16</sup> + X <sup>15</sup> + X <sup>2</sup> + 1)	
Selectable functions	MSB/LSB select function     SFR access snoop	

Figure 27.1 shows the CRC Calculator Block Diagram.




Figure 27.1 CRC Calculator Block Diagram



## 27.2 Registers

Table 27.2 lists the Register Configuration for CRC Calculator Function.

#### Table 27.2 Register Configuration for CRC Calculator Function

Register Name	Symbol	After Reset	Address	Access Size
SFR Snoop Address Register	CRCSAR	0000h	00290h	16
CRC Control Register	CRCMR	00h	00292h	8
CRC Data Register	CRCD	0000h	00294h	16
CRC Input Register	CRCIN	00h	00296h	8

## 27.2.1 SFR Snoop Address Register (CRCSAR)

Addres	s 00290h								
В	it b7	b6	b5	b4	b3	b2	b1	b0	
Symbo	bl								
After Rese	et 0	0	0	0	0	0	0	0	
B		b14	b13	b12	b11	b10	b9	b8	I
Symbo After Rese		0	0	0	0	0	0	0	
Bit					Function				R/W
b15 to b0	Set the SFF	R address t	o snoop.						R/W

The CRCSAR register is used to set the SFR address to snoop.

All SFR addresses from 00080h to 002FFh and from 06800h to 06FFFh are subject to the CRC snoop.



R/W R/W

## 27.2.2 CRC Control Register (CRCMR)

Addres	ss 00292h								
E	Bit b7	b6	b5	b4	b3	b2	b1	b0	
Symbo	ol CRCSV	V CRCSR	_	—	—		CRCPS	CRCMS	
After Rese	et 0	0	0	0	0	0	0	0	
Bit	Symbol		Bit Name	e		Function			
b0	CRCMS	CRC mode s	elect bit		0: LS	0: LSB first			
					1: MS	SB first			
b1	CRCPS	CRC polynoi	mial selec	t bit	0: X <sup>16</sup>	<sup>3</sup> + X <sup>12</sup> + X	X <sup>5</sup> + 1 (CRC	C-CCITT)	

b1	CRCPS	CRC polynomial select bit	0: X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1 (CRC-CCITT)	R/W
			1: X <sup>16</sup> + X <sup>15</sup> + X <sup>2</sup> + 1 (CRC-16)	
b5 to b2	_	Reserved	The write value must be 0. The read value is 0.	R
b6	CRCSR	Snoop-on-read enable bit	0: Disabled	R/W
b7	CRCSW	Snoop-on-write enable bit	1: Enabled	R/W

The CRCMR register is used to control both the CRC snoop and writes to and reads from registers CRCD and CRCIN.

When writing data from the CPU to the CRCIN register, set both the CRCSW and CRCSR bits to 0.

## CRCMS Bit (CRC mode select bit)

When the CRCMS bit is set to 0, writes to registers CRCD and CRCIN are performed with the bit order reversed.

When CRC code is read from the CRCD register, the bit-order-reversed CRC code is read. The bit order must be reversed by a program.

When the CRCMS bit is set to 1, writes to registers CRCD and CRCIN do not reverse the bit order. When CRC code is read from the CRCD register, the read CRC code is not bit-order-reversed.

## CRCPS Bit (CRC polynomial select bit)

When the CRCPS bit is set to 0, calculation is performed in CRT-CCITT mode and the result is stored in the CRCD register.

When the CRCPS bit is set to 1, calculation is performed in CRC-16 mode and the result is stored in the CRCD register.

### CRCSR Bit (Snoop-on-read enable bit)

Setting the CRCSR bit to 1 enables snooping of read operations on the data bus.

When the CRCSR bit is 1, if the address set in the CRCSAR register is read, CRC calculation is performed automatically on the read data on the data bus and the result is stored in the CRCD register. When the CRCSR bit is set to 1, set the CRCSW bit to 0.

### CRCSW Bit (Snoop-on-write enable bit)

Setting the CRCSW bit to 1 enables snooping of write operations on the data bus. When the CRCSW bit is 1, if the address set in the SRCSAR register is written, CRC calculation is performed automatically on the written data on the data bus and the result is stored in the CRCD register. When the CRCSW bit is set to 1, set the CRCSR bit to 0.



		a negio		, ,					
Address	00294h								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol									]
After Reset	0	0	0	0	0	0	0	0	-
Bit		b14	b13	b12	b11	b10	b9	b8	-
Symbol									
After Reset	0	0	0	0	0	0	0	0	
Bit					Function				R/W
b15 to b0 \$	Store CRC	calculation	results.						R/W

## 27.2.3 CRC Data Register (CRCD)

The CRC calculation results are stored in the CRCD register.

When the CRCPS bit in the CRCMR register is 0 (CRC-CCITT mode), the result calculated with CRC-CCITT is read.

When the CRCPS bit is 1 (CRC-16 mode), the result calculated with CRC-16 is read.

When the CRCMS bit in the CRCMR register is 0, the initial value is written with the bit order reversed. When data is then written to the CRCIN register, the bit-order-reversed CRC code is read from the CRCD register. When the CRCMS bit is 1, the initial value is written without reversing the bit order.

When data is then written to the CRCIN register, the CRC code read from the CRCD register is not bit-order-reversed.

## 27.2.4 CRC Input Register (CRCIN)

Addres	s 00296h								
B	Bit b7	b6	b5	b4	b3	b2	b1	b0	
Symb	ol								
After Rese	et 0	0	0	0	0	0	0	0	
Bit					Function				 R/W
b7 to b0	Set data for	CRC calcu	ulation.						R/W

The data for CRC calculation is input to the CRCIN register.

When writing to the CRCIN register from the CPU, set both the CRCSW and CRCSR bits in the CRCMR register to 0.

When the CRCMS bit in the CRCMR register is 0, writes to the CRCIN register are performed with the bit order reversed.

When the CRCMS bit is 1, writes to the CRCIN register do not reverse the bit order.



## 27.3 Operation

The CRC calculator generates 16-bit CRC code for an arbitrary length of a data block in 8-bit units. The generator polynomial of CRC-CCITT  $(X^{16} + X^{12} + X^5 + 1)$  or CRC-16  $(X^{16} + X^{15} + X^2 + 1)$  is used to generate the CRC code.

After setting the initial value in the CRCD register, the CRC code is stored in the CRCD register every time 1 byte of data is written to the CRCIN register. CRC code generation for 1-byte of data is completed in two CPU clock cycles.

## 27.4 CRC Snoop

The CRC calculator has a CRC snoop function which monitors reads from and writes to a certain SFR address and performs CRC calculation automatically on the data read from and written to the SFR address. Because the CRC snoop recognizes writes to and reads from a certain SFR address as a trigger to perform CRC calculation, there is no need to write data to the CRCIN register. All SFR addresses from 00080h to 002FFh and 06800h to 06FFFh are subject to the CRC snoop.

To use this function, set a target SFR address in the CRCSAR register. Set the CRCSW bit in the CRCMR register to 1 to enable snooping on writes to the target. Similarly, set the CRCSR bit in the CRCMR register to 1 to enable snooping on reads from the target.

When the CRCSW bit is set to 1, if data is written to a target SFR address, the CRC calculator stores the data in the CRCIN register and performs CRC calculation.

Similarly, when the CRCSR bit is set to 1, and data is written to a target SFR address, the CRC calculator stores the data in the CRCIN register and performs CRC calculation.

The CRC calculation is performed 1 byte at a time. When the target SFR address is accessed in words (16 bits), the CRC code is generated on the lower byte (1 byte) of data at the SFR address set in the CRCSAR register.

## 27.5 Usage Method

The following shows examples of CRC calculation to generate the CRC code for 80C4h.

• When CRC-CCITT is used with LSB first

- (1) Reverse the bit order of 80C4h by a program.
- $80h \rightarrow 01h, C4h \rightarrow 23h$
- (2) Set the CRCMR register to 00h.
- (3) Set the CRCD register to the initial value 0000h.
- (4) Set the CRCD register to 01h, a bit-order-reversed value of 80h.1189h, which is a bit-order-reversed value of the CRC code 9188h for 80h, is stored in the CRCD register.
- (5) Set the CRCIN register to 23h, a bit-order-reversed value of C4h.
   0A41h, which is a bit-order-reversed value of the CRC code 8250h for 80C4h, is stored in the CRCD register.

#### • When CRC-16 is used with MSB first

- (1) Set the CRCMR register to 03h.
- (2) Set the CRCD register to the initial value 0000h.
- (3) Set the CRCIN register to 80h. The CRC code 8303h for 80h is stored in the CRCD register.
- (4) Set the CRCIN register to C4h. The CRC code 0292h for 80C4h is stored in the CRCD register.



## 28. Electrical Characteristics

## 28.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc ICEVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \le Topr \le 85^{\circ}C$	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version)/ -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C




## 28.2 Recommended Operating Conditions


## Table 28.2Recommended Operating Conditions (1)<br/>(Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/-40°C to 85°C (D version),<br/>unless otherwise specified)

					0		Standard		
Symbol		Pa	rameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply volta	ige				1.8	_	5.5	V
Vss/AVss	Supply volta	ige				—	0	-	V
Vih	Input high	Other than (	CMOS input			0.8Vcc	_	Vcc	V
	voltage	CMOS	Input level	Input level	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.5Vcc	_	Vcc	V
		input	switching	selection:	$2.7~V \leq Vcc < 4.0~V$	0.55Vcc		Vcc	V
			function	0.35Vcc	$1.8~V \leq Vcc < 2.7~V$	0.65Vcc		Vcc	V
			(I/O port)	Input level	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.65Vcc	_	Vcc	V
				selection:	$2.7~V \leq Vcc < 4.0~V$	0.7Vcc	_	Vcc	V
				0.5Vcc	$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.8Vcc	-	Vcc	V
				Input level	$4.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$	0.85Vcc	_	Vcc	V
				selection:	$2.7~V \leq Vcc < 4.0~V$	0.85Vcc	—	Vcc	V
				0.7Vcc	$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0.85Vcc	_	Vcc	V
		External clo	ck input (XOL	IT)		1.2	_	Vcc	V
VIL	Input low	Other than (				0	_	0.2Vcc	V
	voltage	CMOS	Input level	Input level	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	_	0.2Vcc	V
	_	input	switching	selection:	$2.7 \text{ V} \le \text{Vcc} < 4.0 \text{ V}$	0	_	0.2Vcc	V
		-	function	0.35Vcc	1.8 V ≤ Vcc < 2.7 V	0	_	0.2Vcc	V
			(I/O port)	Input level	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.4Vcc	V
				selection:	2.7 V ≤ Vcc < 4.0 V	0	_	0.3Vcc	V
				0.5Vcc	$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0	_	0.2Vcc	V
				Input level	$4.0 V \le Vcc \le 5.5 V$	0	_	0.55Vcc	V
				selection:	$2.7 \text{ V} \le \text{Vcc} < 4.0 \text{ V}$	0	_	0.45Vcc	V
				0.7Vcc	$1.8 V \le Vcc < 2.7 V$	0	_	0.35Vcc	v
		External clo	ck input (XOL	IT)	1.0 1 2 100 (2.1 1	0	_	0.4	v
IOH(sum)	Peak sum o		Sum of all p	,		_	_	-80	mA
. ,	current	1 0		. , , , , , , , , , , , , , , , , , , ,					
IOH(sum)	Average sur current	n output high	Sum of all p	ins IOH(avg)		-	_	-40	mA
IOH(peak)	Peak output	high current	When drive	capacity is low		_	_	-10	mA
,		0		capacity is high		_	_	-40	mA
IOH(avg)	Average out	put high		capacity is low		_	_	-5	mA
	current	P		capacity is high		_	_	-20	mA
IOL(sum)	Peak sum o current	utput low	Sum of all p			-	_	80	mA
IOL(sum)		n output low	Sum of all p	ins IOL(avg)		-	_	40	mA
IOL(peak)	Peak output	low current	When drive	capacity is low		<u> </u>	_	10	mA
.JE(poart)				capacity is high		<u> </u>	_	40	mA
IOL(avg)	Average out	put low		capacity is low			_	40 5	mA
IUL(avy)	current			capacity is high			_	20	mA
f(XIN)		put oscillation		supulity is high	2.7 V ≤ Vcc ≤ 5.5 V		_	20	MHz
(//////					$1.8 \text{ V} \le \text{Vcc} \le 3.3 \text{ V}$		_	5	MHz
f(XCIN)	XCIN clock	input oscillatio	n frequency		1.8 V ≤ Vcc ≤ 5.5 V	_	32.768	50	kHz
fHOCO		e for timer RC			$2.7 V \le Vcc \le 5.5 V$	32	_	40	MHz
fHOCO-F	fHOCO-F fre				$2.7 V \le Vcc \le 5.5 V$	_	_	20	MHz
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	-	_	5	MHz
	System cloc	k frequency			$2.7 V \le Vcc \le 5.5 V$	<u> </u>	_	20	MHz
					$1.8 V \le Vcc < 2.7 V$	<u> </u>	_	5	MHz
f(BCLK)	CPU clock f	requency			$2.7 V \le Vcc \le 5.5 V$	<u> </u>	_	20	MHz
(					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	1_	<u> </u>	5	MHz

Note:

1. The average output current indicates the average value of current measured during 100 ms.







## 28.3 Peripheral Function Characteristics

## Table 28.3A/D Converter Characteristics<br/>(Vcc/AVcc = Vref = 2.2 V to 5.5 V, Vss = 0 V, Topr = -20°C to 85°C (N version)/<br/>-40°C to 85°C (D version), unless otherwise specified)

Symbol	Parar	notor	Conditions		Standard		Unit
Symbol	Falai	neter	Conditions	Min.	Тур.	Max.	Unit
—	Resolution		Vref = AVcc	—	—	10	Bit
_	Absolute	10-bit mode	Vref = AVcc = 5.0 V AN0 to AN11 input		—	±3	LSB
	accuracy		Vref = AVcc = 3.3 V AN0 to AN11 input		_	±5	LSB
			Vref = AVcc = 3.0 V AN0 to AN11 input		_	±5	LSB
			Vref = AVcc = 2.2 V AN0 to AN11 input		—	±5	LSB
		8-bit mode	Vref = AVcc = 5.0 V AN0 to AN11 input		_	±2	LSB
			Vref = AVcc = 3.3 V AN0 to AN11 input		—	±2	LSB
			Vref = AVcc = 3.0 V AN0 to AN11 input		—	±2	LSB
			Vref = AVcc = 2.2 V AN0 to AN11 input	—	—	±2	LSB
φAD	A/D conversion clock		$4.0 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}^{(1)}$	2	—	20	MHz
			$3.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}^{(1)}$	2	—	16	MHz
			$2.7 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}^{(1)}$	2	_	10	MHz
			$2.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}^{(1)}$	2	_	5	MHz
_	Tolerance level imp	pedance		_	3	—	kΩ
Ivref	Vref current		Vcc = 5 V, XIN = f1 = fAD = 20 MHz	—	45	—	μA
tCONV	Conversion time	10-bit mode	$V_{ref} = AVcc = 5.0 V$ , $\phi AD = 20 MHz$	2.2	—	—	μs
		8-bit mode	Vref = AVcc = 5.0 V, φAD = 20 MHz	2.2	—	—	μs
<b>t</b> SAMP	Sampling time	•	φAD = 20 MHz	0.8	—	—	μs
Vref	Reference voltage			2.2	—	AVcc	V
Via	Analog input voltag	ge <sup>(2)</sup>		0	—	Vref	V
OCVREF	On-chip reference	voltage	$2MHz \le \phi AD \le 4MHz$	1.19	1.34	1.49	V

Notes:

1. If the CPU and the flash memory stop, the A/D conversion result will be undefined.

2. When the analog input voltage exceeds the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

## Table 28.4Comparator B Characteristics<br/>(Vcc/AVcc = 2.2 V to 5.5 V, Topr = -20°C to 85°C (N version)/-40°C to 85°C (D version),<br/>unless otherwise specified)

Symbol	Parameter	Conditions			Unit	
Symbol	raidhleter	Conditions	Min.	Тур.	Max.	Unit
Vref	IVREF1, IVREF3 input reference voltage		0	—	Vcc – 1.4	V
Vi	IVCMP1, IVCMP3 input voltage		-0.3	—	Vcc + 0.3	V
—	Offset		—	5	100	mV
td	Comparator output delay time (1)	VI = Vref ±100 mV	_	0.1	_	μs
ICMP	Comparator operating current	Vcc = 5.0 V	—	17.5	—	μA

Note:

1. When the digital filter is not selected.



## Table 28.5Flash Memory (Program ROM) Characteristics<br/>(Vcc = 2.7 V to 5.5 V, Topr =-20°C to 85°C (N version)/-40°C to 85°C (D version),<br/>unless otherwise specified)

Symbol	Deremeter	Conditiona		Standa	ard	Linit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (1)		1,000 (2)	—	—	times
	Byte program time (Program and erase endurance $\leq$ 100 times)		—	_	_	μs
	Byte program time (Program and erase endurance $\leq$ 1,000 times)		—	_	-	μs
	Word program time (Program and erase endurance $\leq$ 100 times)	Topr = 25°C, Vcc = 5.0 V	—	100	200	μs
_	Word program time (Program and erase endurance $\leq$ 100 times)		-	100	400	μs
	Word program time (Program and erase endurance $\leq$ 1,000 times)		—	100	650	μs
_	Block erase time		—	0.3	4	S
td(SR-SUS)	Time delay from suspend request until suspend		—	—	5 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	—	_	μs
—	Time from suspend until erase restart		—	—	30 + CPU clock × 1 cycle	μs
td(CMDRST -READY)	Time from when command is forcibly terminated until reading is enabled		—	—	30 + CPU clock × 1 cycle	μs
_	Program, erase voltage		2.7		5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		-20 (N ver.) -40 (D ver.)	_	85	°C
_	Data hold time <sup>(6)</sup>	Ambient temperature = $55^{\circ}C^{(7)}$	20	_	—	year

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.

7. The data hold time includes 7,000 hours under an environment of ambient temperature 85°C.



## Table 28.6Flash Memory (Data flash Block A to Block D) Characteristics<br/>(Vcc = 2.7 V to 5.5 V, Topr = -20°C to 85°C (N version)/-40°C to 85°C (D version),<br/>unless otherwise specified)

Symbol	Parameter	Conditions		Standa	rd	Unit
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Unit
	Program/erase endurance (1)		10,000 (2)	-	—	times
_	Byte program time (Program and erase endurance $\leq$ 1,000 times)		_	160	950	μs
—	Byte program time (Program and erase endurance > 1,000 times)		_	300	950	μs
—	Block erase time (Program and erase endurance $\leq$ 1,000 times)		_	0.2	1	S
—	Block erase time (Program and erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		—	_	3 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	-	-	μs
_	Time from suspend until erase restart		—		30 + CPU clock × 1 cycle	μs
td(CMDRST -READY)	Time from when command is forcibly terminated until reading is enabled		_		30 + CPU clock × 1 cycle	μs
_	Program, erase voltage		2.7	_	5.5	V
—	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		-20 (N ver.) -40 (D ver.)	_	85	°C
	Data hold time <sup>(6)</sup>	Ambient temperature = $55^{\circ}C^{(7)}$	20		—	year

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100, 1,000 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.


4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.


5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.

7. The data hold time includes 7,000 hours under an environment of ambient temperature  $85^{\circ}$ C.







## Table 28.7Voltage Detection 0 Circuit Characteristics<br/>(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/<br/>-40°C to 85°C (D version))

Symbol	Parameter	Conditions		Standard		Unit
Symbol	Falanetei	Conditions	Min.	Тур.	Max.	Onit
Vdet0	Voltage detection level Vdet0_0 <sup>(1)</sup>	When Vcc falls	1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (1)	When Vcc falls	2.15	2.35	2.55	V
	Voltage detection level Vdet0_2 <sup>(1)</sup>	When Vcc falls	2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 <sup>(1)</sup>	When Vcc falls	3.55	3.80	4.05	V
	Voltage detection 0 circuit response time <sup>(2)</sup>	At the falling of Vcc from 5 V to (Vdet0 – 0.1) V	—	6	150	μs
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	—	1.5	_	μA
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		—	_	100	μs

Notes:

1. The voltage detection level must be selected with bits VDSEL0 and VDSEL1 in the OFS register.

2. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.



## Table 28.8Voltage Detection 1 Circuit Characteristics<br/>(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/<br/>-40°C to 85°C (D version))

Symbol	Parameter	Conditions		Standard		Unit
Symbol	Faranieter	Conditions	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_0 <sup>(1)</sup>	When Vcc falls	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (1)	When Vcc falls	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 <sup>(1)</sup>	When Vcc falls	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 <sup>(1)</sup>	When Vcc falls	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (1)	When Vcc falls	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 <sup>(1)</sup>	When Vcc falls	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 <sup>(1)</sup>	When Vcc falls	2.80	3.10	3.40	V
	Voltage detection level Vdet1_7 (1)	When Vcc falls	2.95	3.25	3.55	V
	Voltage detection level Vdet1_8 <sup>(1)</sup>	When Vcc falls	3.10	3.40	3.70	V
	Voltage detection level Vdet1_9 <sup>(1)</sup>	When Vcc falls	3.25	3.55	3.85	V
	Voltage detection level Vdet1_A (1)	When Vcc falls	3.40	3.70	4.00	V
	Voltage detection level Vdet1_B (1)	When Vcc falls	3.55	3.85	4.15	V
	Voltage detection level Vdet1_C (1)	When Vcc falls	3.70	4.00	4.30	V
	Voltage detection level Vdet1_D (1)	When Vcc falls	3.85	4.15	4.45	V
	Voltage detection level Vdet1_E (1)	When Vcc falls	4.00	4.30	4.60	V
	Voltage detection level Vdet1_F (1)	When Vcc falls	4.15	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	—	0.07	-	V
		Vdet1_6 to Vdet1_F selected	—	0.10		V
_	Voltage detection 1 circuit response time <sup>(2)</sup>	At the falling of Vcc from 5 V to (Vdet1 – 0.1) V	—	60	150	μs
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	1.7	—	μA
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		_	—	100	μs

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

## Table 28.9Voltage Detection 2 Circuit Characteristics<br/>(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/<br/>-40°C to 85°C (D version))

Symbol	Parameter	Conditions		Standard           Typ.           4.00           0.1           20           1.7		Unit
Symbol	raiameter	Conditions	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2_0	When Vcc falls	3.70	4.00	4.30	V
-	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		—	0.1	_	μs
-	Voltage detection 2 circuit response time <sup>(1)</sup>	At the falling of Vcc from 5 V to (Vdet2_0 – 0.1) V	—	20	150	μs
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	_	μA
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		—	—	100	μs

Notes:

1. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.


2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

#### Table 28.10 Power-On Reset Circuit Characteristics <sup>(1)</sup> (Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/ -40°C to 85°C (D version))

Symbol	Parameter	Conditions		Standard		Unit
	T arameter	Conditions	Min.	Тур.	Max.	Offic
trth	External power VCC rise gradient		0	_	50,000	mV/msec

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.





#### Table 28.11 High-Speed On-Chip Oscillator Circuit Characteristics

Symbol	Parameter	Conditions		Standard		Unit
Symbol	i didificter	Conditions	Min.	Тур.	Max.	Onit
-	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V, −20°C ≤ Topr ≤ 85°C	—	40	_	MHz
	High-speed on-chip oscillator frequency when 01b or 10b is written to bits FRA25 and FRA24 in the FRA2 register (1)	(N version) -40°C ≤ Topr ≤ 85°C (D version)		36.864	_	MHz
	High-speed on-chip oscillator frequency when 10b is written to bits FRA25 and FRA24 in the FRA2 register		_	32	_	MHz
	High-speed on-chip oscillator frequency dependence on temperature and power supply voltage <sup>(2)</sup>		- 1.5	_	1.5	%
—	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	—	250	—	μs
—	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	—	500		μA

Notes:

1. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

2. This indicates the precision error for the oscillation frequency of the high-speed on-chip oscillator.

## Table 28.12Low-Speed On-Chip Oscillator Circuit Characteristics<br/>(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/<br/>-40°C to 85°C (D version))

Symbol	Parameter	Conditions		Standard		Unit
Symbol	i didificici	Conditions	Min.	Тур.	Max.	Onit
fLOCO	Low-speed on-chip oscillator frequency		60	125	250	kHz
—	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	—	30	100	μs
—	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	—	3	I	μA

## Table 28.13Power Supply Circuit Characteristics<br/>(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/<br/>-40°C to 85°C (D version))

Symbol	Parameter	Conditions		Standard		Unit	
Symbol	i didineter	Conditions	Min.	Тур.	Max.	Unit	
td(P-R)	Time for internal power supply stabilization during power-on <sup>(1)</sup>			—	2,000	μs	

Note:

1. Waiting time until the internal power supply generation circuit stabilizes during power-on.



## 28.4 DC Characteristics

## Table 28.14DC Characteristics (1) [4.2 V $\leq$ Vcc $\leq$ 5.5 V]<br/>(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/<br/>-40°C to 85°C (D version))

Symbol		Parameter	Conc	litions	Sta	andard		Unit
Cymbol		raidilicitei	Conc		Min.	Тур.	Max.	Onit
Vон	Output high voltage	Other than XOUT	Drive capacity is high	Iон = -20 mA	Vcc - 2.0	Ι	Vcc	V
1			Drive capacity is low	Iон = -5 mA	Vcc - 2.0		Vcc	V
1				Іон = -200 μА	Vcc - 0.3		Vcc	V
1		XOUT		Іон = -200 μА	1.0	-	Vcc	V
Vol	Output low voltage	Other than XOUT	Drive capacity is high	IoL= 20 mA	-	-	2.0	V
1			Drive capacity is low	IoL = 5 mA	_		2.0	V
1				IoL = 200 μA	—		0.45	V
1		XOUT		IoL = 200 μA	_	—	0.5	V
VT+-VT-	Hysteresis	INT0 to INT4, KI0 to KI3, TRJIO_0, TRCCLK_0, TRCTRG_0, TRCIOA_0, TRCIOD_0, CLK_0, CLK_1, RXD_0, RXD_1, CTS2, SCL2, SDA2, CLK2, RXD2, <u>SCL_0</u> , SDA_0, SSI_0, <u>SCS_0</u> , SSCK_0, SSO_0 <u>RESET</u>	Vcc = 5.0 V		0.1	1.2	_	V
Ін	Input high cu	irrent	VI = 5.0 V		—	_	1.0	μA
lıL	Input low cur	rent	VI = 0 V		-	_	-1.0	μA
RPULLUP	Pull-up resis	tance	VI = 0 V		25	50	100	kΩ
Rfxin	Feedback resistance	XIN			-	0.3	—	MΩ
RfXCIN	Feedback resistance	XCIN			-	8	—	MΩ
VRAM	RAM hold vo	ltage	During stop mode		1.8	_	_	V



## Table 28.15 DC Characteristics (2) [3.3 V $\leq$ Vcc $\leq$ 5.5 V] (Topr = -20°C to 85°C (N version)/-40°C to 85°C (D version), unless otherwise specified)

							Conditions	;		Sta	andard	(4)	
Symbol	Parameter		Osci	llation	On-Chip	Oscillator		Low-Power-					Unit
			XIN <sup>(2)</sup>	XCIN	High- Speed	Low- Speed	CPU clock	Consumption Setting	Other	Min.	Тур.	Max.	
lcc	Power	High-	20 MHz	Off	Off	125 kHz	No division	-		-	6.5	15	mA
	supply current (1)	speed clock	16 MHz	Off	Off	125 kHz	No division	-		-	5.3	12.5	mA
	current	mode	10 MHz	Off	Off	125 kHz	No division	-		-	3.6	-	mA
			20 MHz	Off	Off	125 kHz	Divide-by-8	-		-	3.0	-	mA
			16 MHz	Off	Off	125 kHz	Divide-by-8	-		—	2.2	—	mA
			10 MHz	Off	Off	125 kHz	Divide-by-8	-		—	1.5	—	mA
		High-	Off	Off	20 MHz (3)	125 kHz	No division	-		—	7.0	15	mA
		speed on- chip	Off	Off	20 MHz (3)	125 kHz	Divide-by-8	-		-	3.0	-	mA
		oscillator mode	Off	Off	4 MHz <sup>(3)</sup>	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRC = 1		-	1	-	mA
		Low- speed on- chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 SVC0 = 0		-	90	400	μA
		Low- speed	Off	32 kHz	Off	Off	-	FMR27 = 1 SVC0 = 0		-	85	400	μA
		clock mode	Off	32 kHz	Off	Off	—	FMSTP = 1 SVC0 = 0	Program operation on RAM Flash memory off	-	47	-	μA
		Wait mode	Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock operation	-	15	100	μA
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	-	4	90	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	-	3.5	-	μA
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	-	2.2	6.0	μA
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	-	30	-	μA

Notes:

1. Vcc = 3.3 V to 5.5 V, single-chip mode, output pins are open, and other pins are Vss.

2. XIN is set to square wave input.

3. fHOCO-F

4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.



## Table 28.16DC Characteristics (3) [2.7 V $\leq$ Vcc < 4.2 V]<br/>(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/<br/>-40°C to 85°C (D version))

Symbol		Parameter	Conc	litions	Sta	andard		Unit
Symbol		Falameter	Conc	1110115	Min.	Тур.	Max.	Unit
Vон	Output high voltage	Other than XOUT	Drive capacity is high	Iон = -5 mA	Vcc - 0.5		Vcc	V
			Drive capacity is low	Iон = -1 mA	Vcc - 0.5	_	Vcc	V
		XOUT		Іон = –200 μА	1.0	_	Vcc	V
Vol	Output low voltage	Other than XOUT	Drive capacity is high	IOL = 5 mA	—		0.5	V
			Drive capacity is low	IoL = 1 mA	—	_	0.5	V
		XOUT		Iol = 200 μA	—	_	0.5	V
VT+-VT-	Hysteresis	INTO to INT4, KI0 to KI3, TRJIO_0, TRCCLK_0, TRCTRG_0, TRCIOA_0, TRCIOB_0, TRCIOC_0, TRCIOD_0, CLK_0, CLK_1, RXD_0, RXD_1, CTS2, SCL2, SDA2, CLK2, RXD2, SCL_0, SDA_0, SSI_0, SCS_0, SSCK_0, SSO_0	Vcc = 3.0 V		0.1	0.4	_	V
la c	lanut biah au	RESET						-
Iн	Input high cu		$V_I = 3.0 V$			—	1.0	μA
l∟	Input low cu		VI = 0 V		—	_	-1.0	μA
RPULLUP	Pull-up resis		VI = 0 V		42	84	168	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	-	MΩ
Rfxcin	Feedback resistance	XCIN			-	8	—	MΩ
Vram	RAM hold vo	bltage	During stop mode		1.8	_	-	V



## Table 28.17 DC Characteristics (4) [2.7 V $\leq$ Vcc < 3.3 V] (Topr = -20°C to 85°C (N version)/-40°C to 85°C (D version), unless otherwise specified))

							Conditions	;		Sta	andarc	(4)	
Symbol	Parameter		Osci	llation	On-Chip	Oscillator		Low-Power-					Unit
- ,			XIN <sup>(2)</sup>	XCIN	High- Speed	Low- Speed	CPU Clock	Consumption Setting	Other	Min.	Тур.	Max.	
Icc	Power	High-	10 MHz	Off	Off	125 kHz	No division	-		—	3.5	10	mA
	supply current <sup>(1)</sup>	speed clock mode	10 MHz	Off	Off	125 kHz	Divide-by-8	-		—	1.5	7.5	mA
		High-	Off	Off	20 MHz <sup>(3)</sup>	125 kHz	No division	-		—	7.0	15	mA
		speed on- chip	Off	Off	20 MHz (3)	125 kHz	Divide-by-8	-		—	3.0	—	mA
		oscillator	Off	Off	10 MHz (3)	125 kHz	No division	-		—	4.0	-	mA
		mode	Off	Off	10 MHz (3)	125 kHz	Divide-by-8	-		—	1.5	—	mA
			Off	Off	4 MHz <sup>(3)</sup>	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRC = 1		—	1	-	mA
		Low- speed on- chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 SVC0 = 0		—	90	390	μA
		Low- speed	Off	32 kHz	Off	Off	No division	FMR27 = 1 SVC0 = 0		—	80	400	μA
		clock mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 SVC0 = 0	Program operation on RAM Flash memory off	—	40	-	μA
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock operation	-	15	90	μA
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	-	4	80	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	-	3.5	-	μA
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	-	2.2	6.0	μA
			Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	_	30	_	μA

Notes:

1. Vcc = 2.7 V to 3.3 V, single-chip mode, output pins are open, and other pins are Vss.

2. XIN is set to square wave input.

3. fHOCO-F

4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.



## Table 28.18DC Characteristics (5) [1.8 V $\leq$ Vcc < 2.7 V]<br/>(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/<br/>-40°C to 85°C (D version))

Symbol		Parameter	Conc	litions	Sta	andard		Unit
Symbol		Falameter	Conc		Min.	Тур.	Max.	Unit
Vон	Output high voltage	Other than XOUT	Drive capacity is high	Iон = -2 mA	Vcc - 0.5		Vcc	V
			Drive capacity is low	Iон = –1 mA	Vcc - 0.5	—	Vcc	V
		XOUT		Іон = –200 μА	1.0	—	Vcc	V
Vol	Output low voltage	Other than XOUT	Drive capacity is high	IOL = 2 mA	—		0.5	V
			Drive capacity is low	IoL = 1 mA	—	_	0.5	V
		XOUT		Iol = 200 μA	—	—	0.5	V
VT+-VT-	Hysteresis	INTO to INT4, KI0 to KI3, TRJIO_0, TRCCLK_0, TRCTRG_0, TRCIOA_0, TRCIOB_0, TRCIOC_0, TRCIOD_0, CLK_0, CLK_1, RXD_0, RXD_1,CTS2, SCL2, SDA2, CLK2, RXD2, SCL_0, SDA_0,SSI_0, SCS_0, SSCK_0,SSO_0	Vcc = 2.2 V		0.05	0.2	_	
lu i	Innut high ou	RESET	VCC = 2.2 V VI = 2.2 V					
Iн	Input high cu				—	_	1.0	μA
l∟	Input low cur		VI = 0 V		—	—	-1.0	μA
RPULLUP	Pull-up resis		VI = 0 V		100	200	400	kΩ
RfXIN	Feedback resistance	XIN			-	0.3	_	MΩ
RfxCIN	Feedback resistance	XCIN			—	8	-	MΩ
VRAM	RAM hold vo	bltage	During stop mode		1.8	—	—	V



## Table 28.19 DC Characteristics (6) [1.8 V $\leq$ Vcc < 2.7 V] (Topr = -20°C to 85°C (N version)/-40°C to 85°C (D version), unless otherwise specified)

			Conditions					Standard (4)					
Symbol	Parameter		Oscillation On-Chip Oscillat		Oscillator		Low-Power-					Unit	
			XIN (2)	XCIN	High- Speed	Low- Speed	CPU Clock	Consumption Setting	Other	Min.	Тур.	Max.	
Icc	Power supply current <sup>(1)</sup>	High-	5 MHz	Off	Off	125 kHz	No division	_		-	2.2	-	mA
		(1) speed clock mode	5 MHz	Off	Off	125 kHz	Divide-by-8	-		-	0.8	-	mA
		High-	Off	Off	5 MHz <sup>(3)</sup>	125 kHz	No division	-		-	2.5	10	mA
		speed on- chip	Off	Off	5 MHz (3)	125 kHz	Divide-by-8	_		—	1.7	-	mA
		oscillator mode	Off	Off	4 MHz <sup>(3)</sup>	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRC = 1		-	1	-	mA
		Low- speed on- chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 SVC0 = 0		-	90	300	μA
		Low- speed clock mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 SVC0 = 0		-	80	350	μA
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock operation	-	15	90	μA
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	-	4	80	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	-	3.5	—	μA
		Stop mode	Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	-	2.2	6	μA
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	-	30	—	μA

Notes:

1. Vcc = 1.8 V to 2.7 V, single-chip mode, output pins are open, and other pins are Vss.

2. XIN is set to square wave input.

3. fHOCO-F

4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.



## 28.5 AC Characteristics

# Table 28.20Timing Requirements of Clock Synchronous Serial I/O with Chip Select<br/>(during Master Operation)<br/>(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/<br/>-40°C to 85°C (D version))

Symbol	Parameter	Conditions	Stan	Links			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle time		4.00		-	tcyc (1)	
tHI	SSCK clock high width		0.40	_	0.60	tsucyc	
tlo	SSCK clock low width		0.40		0.60	tsucyc	
trise	SSCK clock rising time	$2.7~V \leq Vcc \leq 5.5~V$	—		0.50	tCYC (1)	
		$1.8~V \leq Vcc < 2.7~V$	—		1.00	tCYC <sup>(1)</sup>	
tFALL	SSCK clock falling time	$2.7~V \leq Vcc \leq 5.5~V$	—	_	0.50	tCYC <sup>(1)</sup>	
		$1.8~V \leq Vcc < 2.7~V$	—	_	1.00	tCYC <sup>(1)</sup>	
ts∪	SSI, SSO data input setup time	$4.5 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	60	_	_	ns	
		$2.7~V \leq Vcc < 4.5~V$	70	_		ns	
		$1.8~V \leq Vcc < 2.7~V$	100		_	ns	
tΗ	SSI, SSO data input hold time	$2.7~V \leq Vcc \leq 5.5~V$	2.00			tCYC <sup>(1)</sup>	
		$1.8~V \leq Vcc < 2.7~V$	2.00			tCYC <sup>(1)</sup>	
<b>t</b> LEAD	SCS-SCK output delay time		0.5 tsucyc - 1 tcyc	—		ns	
tlag	SCK -SCS output valid time		0.5 tsucyc - 1 tcyc	—		ns	
tod	SSO data output delay time	$2.7~V \leq Vcc \leq 5.5~V$	—	_	30.00	ns	
		$1.8~V \leq Vcc < 2.7~V$	—	—	1.00	tCYC <sup>(1)</sup>	

Note:

1. 1tcyc = 1/f1 (s)




# Table 28.21Timing Requirements of Clock Synchronous Serial I/O with Chip Select<br/>(during Slave Operation)<br/>(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/<br/>-40°C to 85°C (D version))

Symbol	Parameter	Conditions		Standard			
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle time		4.00	—	—	tcyc (1)	
tHI	SSCK clock high width		0.40	_	0.60	tsucyc	
tLO	SSCK clock low width		0.40	—	0.60	tsucyc	
<b>t</b> RISE	SSCK clock rising time		—	—	1.00	μs	
<b>t</b> FALL	SSCK clock falling time		—	—	1.00	μs	
ts∪	SSO data input setup time		10.00	_	—	ns	
tн	SSO data input hold time		2.00	_	—	tCYC <sup>(1)</sup>	
<b>t</b> LEAD	SCS setup time		1tcyc + 50	—	—	ns	
tlag	SCS hold time		1tcyc + 50	_	—	ns	
top	SSI, SSO data output delay time	$4.5~V \leq Vcc \leq 5.5~V$	—	—	60	ns	
		$2.7~V \leq Vcc < 4.5~V$	—	—	70	ns	
		$1.8~V \leq Vcc < 2.7~V$	—	_	100.00	ns	
tsa	SSI slave access time	$2.7~V \le Vcc \le 5.5~V$	—	—	1.5tcyc + 100	ns	
		$1.8~V \leq Vcc < 2.7~V$	—	—	1.5tcyc + 200	ns	
tor	SSI slave out open time	$2.7~V \leq Vcc \leq 5.5~V$	—	_	1.5tcyc + 100	ns	
		$1.8~V \leq Vcc < 2.7~V$	—	—	1.5tcyc + 200	ns	


Note:

1. 1tcyc = 1/f1 (s)










RENESAS



Communication Mode)



		Standard						
Symbol	Parameter	Vcc = 2.2 V, Topr = 25°C		Vcc = 3 V, Topr = 25°C		Vcc = 5 V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(XOUT)	XOUT input cycle time	200	_	50	—	50	—	ns
twh(xout)	XOUT input high width	90	—	24	_	24	_	ns
twl(xout)	XOUT input low width	90	—	24	_	24	_	ns
tc(XCIN)	XCIN input cycle time	14	_	14	—	14		μs
twh(xcin)	XCIN input high width	7	—	7	—	7	—	μs
twl(xcin)	XCIN input low width	7	_	7	_	7	_	μs






Figure 28.7 External Clock Input Timing Diagram

#### Table 28.23 Timing Requirements of TRJIO

		Standard						
Symbol	Parameter	Vcc = 2.2 V, Topr = 25°C		Vcc = 3V, Topr = 25°C		Vcc = 5 V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TRJIO)	TRJIO input cycle time	500	—	300	—	100	—	ns
twh(trjio)	TRJIO input high width	200	—	120	—	40	—	ns
twl(trjio)	TRJIO input low width	200	—	120	—	40	—	ns




Figure 28.8 Input Timing of TRJIO



Table 28.24	Timing Requirements of Serial Interface
	(Internal clock selected as transfer clock (master communication))

			Standard					
Symbol	Parameter	Vcc = 2.2 V,	Topr = 25°C	Vcc = 3V, 1	Fopr = 25°C	Vcc = 5 V,	Topr = 25°C	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
td(C-Q)	TXDi output delay time	—	200	_	30	—	10	ns
tsu(D-C)	RXDi input setup time (1)	150	—	120	—	90	—	ns
th(C-D)	RXDi input hold time	90	—	90	_	90	—	ns

i = 0 or 1 Note:

1. External pin load condition CL = 30 pF

# Table 28.25Timing Requirements of Serial Interface<br/>(External clock selected as transfer clock (slave communication))

			Standard					
Symbol	Parameter	Vcc = 2.2 V,	Topr = 25°C	Vcc = 3V, 7	Fopr = 25°C	Vcc = 5 V,	Topr = 25°C	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(CK)	CLKi input cycle time	800	—	300	—	200	—	ns
tw(CKH)	CLKi input high width	400	—	150	—	100	—	ns
tw(CKL)	CLKi input low width	400	—	150	—	100	—	ns
td(C-Q)	TXDi output delay time	—	200	-	120	—	90	ns
tsu(D-C)	RXDi input setup time	150	—	30	—	10	—	ns
th(C-D)	RXDi input hold time	90	—	90	—	90	—	ns
0			-				-	

i = 0 or 1




Figure 28.9 Input and Output Timing of Serial Interface (i = 0 or 1)

# Table 28.26Timing Requirements of External Interrupt INTi (i = 0 to 4) and Key Input Interrupt $\overline{KIj}$ (j = 0 to 3)

				Stan	dard			
Symbol	Parameter	Vcc = 2.2 V,	Topr = 25°C	Vcc = 3V, 1	Topr = 25°C	Vcc = 5 V, 1	Fopr = 25°C	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tw(INH)	INTi input high width, Klj input high width	1000 (1)	—	380 (1)	—	250 (1)	—	ns
tw(INL)	INTi input low width, Klj input low width	1000 (2)	_	380 (2)	—	250 (2)		ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input high pulse width of either (1/digital filter sampling frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input low pulse width of either (1/digital filter sampling frequency x 3) or the minimum value of standard, whichever is greater.




Figure 28.10 Input Timing of External Interrupt INTi and Key Input Interrupt Kij (i = 0 to 4; j = 0 to 3)



# 29. Usage Notes

#### 29.1 Notes on System Control

#### 29.1.1 Option Function Select Area Setting Examples

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. The following shows setting examples.

• To set FFh in the OFS2 register .org 00FFDBH .byte 0FFh Programming formats vary depending on the compiler. Check the compiler manual.

• To set FFh in the OFS register .org 00FFFCH .lword reset | (0FF000000h) ; RESET Programming formats vary depending on the compiler. Check the compiler manual.



#### 29.2 Notes on Clock Generation Circuit

#### 29.2.1 Oscillation Stop Detection Function

The oscillation stop detection function cannot be used when the XIN clock frequency is below 2 MHz. In this case, set bits OCD1 and OCD0 in the OCD register to 00b.

#### 29.2.2 Oscillation Circuit Constants

Consult the oscillator manufacturer to determine the optimal oscillation circuit constants for the user system. When the MCU is operated with the power supply voltage (VCC) below 2.7 V, set the CM11 bit in the CM1 register to 1 (on-chip feedback resistor disabled), and connect an external feedback resistor to the chip.



#### 29.3 Notes on Power Control

#### 29.3.1 Stop Mode

To enter stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before setting the CM10 bit in the CM1 register to 1 (stop mode). The 4 bytes of instruction data following the instruction that sets the CM10 bit to 1 (stop mode) are prefetched from the instruction queue and then the program stops. Insert at least four NOP instructions following the JMP.B instruction immediately after the instruction that sets the CM10 bit to 1.

• Program example for entering stop mode

BCLR	1, FMR0	; CPU rewrite mode disabled
BSET	0, PRCR	; Protection disabled
FSET	Ι	; Interrupt enabled
BSET	0, CM1	; Stop mode
JMP.B	LABEL_001	
LABEL_001:		
NOP		
NOP		
NOP		
NOP		

#### 29.3.2 Wait Mode

To enter wait mode by setting the CM30 bit in the CM3 register to 1, set the FMR01 bit to 0 (CPU rewrite mode disabled) before setting the CM30 bit to 1.

To enter wait mode with the WAIT instruction, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before executing the WAIT instruction. The 4 bytes of instruction data following the instruction that sets the CM30 bit to 1 (MCU enters wait mode) or the WAIT instruction are prefetched from the instruction queue and then the program stops. Insert at least four NOP instructions after the instruction that sets the CM30 bit to 1 (MCU enters wait mode) or the WAIT instructions.

• Program example for executing the WAIT instruction

BCLR	1, FMR0	; CPU rewrite mode disabled
FSET	Ι	; Interrupt enabled
WAIT		; Wait mode
NOP		

• Program example for executing the instruction that sets the CM30 bit to 1

BCLR BSET	1, FMR0 0, PRCR	; CPU rewrite mode disabled ; Writing to CM3 register enabled
FCLR	Ι	; Interrupt enabled
BSET	0, CM3	; Wait mode
NOP		
BCLR	0, PRCR	; Writing to CM3 register disabled
FSET	Ι	; Interrupt enabled

To perform DTC transfers using DTC activation by the TSCU function during wait mode, the following settings are required:

• Set the FMR11 bit in flash memory control register 1 = 1 (flash memory operation during wait mode enabled)

• Set the FMR27 bit in flash memory control register 2 = 1 (low-current-consumption read mode enabled)

• Set the SVC0 bit in the STBY VDC power register = 0 (transition to low-power-consumption mode disabled)



#### 29.4 Notes on Interrupts

#### 29.4.1 Reading Address 00000h

Do not read address 00000h by a program. When an external interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from address 00000h in the interrupt sequence. At this time, the corresponding IR bit in the interrupt control register for the acknowledged interrupt is set to 0.

If a program is used to read address 00000h, the corresponding IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled, or an unexpected interrupt to be generated.

#### 29.4.2 SP Setting

Set a value in the SP before any interrupt is acknowledged. The SP is 0000h after a reset. If an interrupt is acknowledged before setting a value in the SP, the program may run out of control.


#### 29.4.3 External Interrupt, Key Input Interrupt

Signal input to pins  $\overline{INT0}$  to  $\overline{INT4}$  and pins  $\overline{KI0}$  to  $\overline{KI3}$  must meet either the low-level width or the high-level width requirements shown in External Interrupt  $\overline{INT0}$  to  $\overline{INT4}$  Input in the Electrical Characteristics, regardless of the CPU operating clock.



#### 29.4.4 Changing Interrupt Sources

The IR bit in the interrupt control register may be set to 1 (interrupt requested) when the interrupt source is changed. To use an interrupt, set the IR bit to 0 (no interrupt requested) after changing interrupt sources. Changing interrupt sources as referred to here includes all factors that change the source, polarity, or timing of the interrupt assigned to a software interrupt number. Therefore, if a mode change of a peripheral function involves the source, polarity, or timing of an interrupt, set the IR bit to 0 (no interrupt requested) after making these changes. Refer to the descriptions of the individual peripheral functions for related interrupts. Figure 29.1 shows a Procedure Example for Changing Interrupt Sources.





#### 29.4.5 Rewriting Interrupt Control Register

- (a) The contents of the interrupt control register can be rewritten only while no interrupt requests corresponding to that register are generated. If an interrupt request may be generated, disable the interrupt before rewriting the contents of the interrupt control register.
- (b) When rewriting the contents of the interrupt control register after disabling the interrupt, be careful to choose appropriate instructions

#### Changing any bit other than the IR bit

If an interrupt request corresponding to the register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), and the interrupt may be ignored. If this causes a problem, use one of the following instructions to rewrite the contents of the register: Applicable instructions...... AND, OR, BCLR, and BSET

#### Changing the IR bit

Depending on the instruction used, the IR bit may not be set to 0 (no interrupt requested). Use the MOV instruction to set the IR bit to 0.

(c) When using the I flag to disable an interrupt, set the I flag as shown in the sample programs below. (Refer to (b) regarding rewriting the contents of interrupt control registers using the sample programs.)

Examples 1 to 3 show how to prevent the I flag from being set to 1 (interrupt enabled) before the contents of the interrupt control register are rewritten due to effects of the internal bus and the instruction queue buffer.

# Example 1: Use the NOP instructions to pause the program until the interrupt control register is rewritten

INT_SWITC	CH1:	
FCLR	Ι	; Interrupt disabled
AND.B	#00H, 0056H	; Set the TRJIC_0 register to 00h
NOP		;
NOP		
FSET	Ι	; Interrupt enabled

#### Example 2: Use a dummy read to delay the FSET instruction

INT\_SWITCH2:

FCLR	Ι	; Interrupt disabled
AND.B	#00H, 0056H	; Set the TRJIC_0 register to 00h
MOV.W	MEM, R0	; <u>Dummy read</u>
FSET	Ι	; Interrupt enabled

#### Example 3: Use the POPC instruction to change the I flag

INT SWITCH3:

	1101	
PUSHC	FLG	
FCLR	Ι	; Interrupt disabled
AND.B	#00H, 0056H	; Set the TRJIC_0 register to 00h
POPC	FLG	; Interrupt enabled



## 29.5 Notes on DTC

#### 29.5.1 DTC Activation Source

- Do not generate any DTC activation sources before entering wait mode or during wait mode.
- Do not generate any DTC activation sources before entering stop mode or during stop mode.
- The DTC activation sources for the TSCU can be used for DTC transfers during wait mode.
- To use a DTC activation source for the TSCU to perform DTC transfers, set the source address in the corresponding TSCU register and the destination address in RAM in advance.

### 29.5.2 DTCENi Registers (i = 0 to 3, 5, or 6)

- Modify bits DTCENi0 to DTCENi7 only while an interrupt request corresponding to the bit is not generated.
- When the interrupt source flag in the status register for the peripheral function is 1, do not modify the corresponding activation source bit among bits DTCENi0 to DTCENi7.
- Do not access the DTCENi registers using DTC transfers.

#### 29.5.3 Peripheral Modules

- Do not set the status register bit for the peripheral function to 0 using a DTC transfer.
- When the DTC activation source is SSU/I<sup>2</sup>C receive data full, read the SIRDR register using a DTC transfer. The RDRF bit in the SISR register is set to 0 (no data in the SIRDR register) by reading the SIRDR register. However, the RDRF bit is not set to 0 by reading the SIRDR register when the DTC data transfer setting is either of the following:
  - Transfer causing the DTCCTj (j = 0 to 23) register value to change from 1 to 0 in normal mode
  - Transfer causing the DTCCTj register value to change from 1 to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode.
- When the DTC activation source is SSU/I<sup>2</sup>C transmit data empty, write to the SITDR register using a DTC transfer. The TDRE bit in the SISR register is set to 0 (data is not transferred from registers SITDR to SISDR) by writing to the SITDR register.
- The DTC activation sources for the TSCU must be used only for DTC transfers with interrupts set to be disabled.

## 29.5.4 Interrupt Requests

- When the DTC activation source is either SSU/I<sup>2</sup>C transmit data empty or flash ready status, no interrupt request is generated for the CPU in either of the following cases:
  - -When the DTC performs a data transfer that causes the DTCCTj register value to change to 0 in normal mode.
  - -When the DTC performs a data transfer that causes the DTCCRj register value to change to 0 while the RPTINT bit in the DTCCRj register is 1 in repeat mode.

## 29.5.5 DTC Activation

• When the DTC is activated, operation may be shifted for one cycle before reading a vector.



#### 29.6 Notes on Timer RJ

(1) The timer count is stopped after a reset. Start the count only after setting the values of the registers associated timer RJ <sup>(1)</sup>.

Note:

- 1. Registers associated with timer RJ: TRJCR, TRJIOC, TRJMR, TRJ, and TRJISR
- (2) There are the following restrictions on register access while the count is stopped, depending on the timer mode:
  - Event count mode

After 1 (count starts) is written to the TSTART bit in the TRJCR register while the count is stopped, the TCSTF bit in the TRJCR register remains 0 (count stops) for two cycles of the CPU clock. Do not access the registers associated with timer RJ <sup>(1)</sup> other than the TCSTF bit until this bit is set to 1 (count in progress). After the TCSTF bit is set to 1, the count is started from the first active edge of the count source.

After 0 (count stops) is written to the TSTART bit during a count operation, the TCSTF bit remains 1 for two cycles of the CPU clock. When the TCSTF bit is set to 0, the count is stopped. Do not access the registers associated with timer RJ <sup>(1)</sup> other than the TRJ register until the TCSTF bit is set to 0. Writing to the TRJ register has no effect until the TRJIO pin is set to the inactive level (low level when the TEDGSEL bit in the TRJIOC register is 0 and high level when this bit is 1). To change the TRJ register in this case, use the following procedure:

- 1. Write 0 to the TSTART bit to stop the count.
- 2. Wait until the TCSTF bit is set to 0.
- 3. Set bits TIPF1 and TIPF0 in the TRJIOC register to 00b (no filter). This setting is not necessary when no digital filter is used.
- 4. Write 1 and then write 0 to the TEDGSEL bit.
- 5. Set the TEDGSEL bit to the previous value (value before step 4).
- 6. Set bits TIPF1 and TIPF0 to the previous value (value before step 3).
- 7. Access the TRJ register.
- Modes other than event count mode

After 1 (count starts) is written to the TSTART bit while the count is stopped, the TCSTF bit remains 0 (count stops) for three cycles of the count source. Do not access the registers associated with timer RJ <sup>(1)</sup> other than the TCSTF bit until this bit is set to 1 (count in progress). After the TCSTF bit is set to 1, the count is started at the first active edge of the counter source.

After 0 (count stops) is written to the TSTART bit during a count operation, the TCSTF bit remains 1 for three cycles of the count source. When the TCSTF bit is set to 0, the count is stopped. Do not access the registers associated with timer RJ <sup>(1)</sup> other than the TCSTF bit until this bit is set to 0.

Note:

- 1. Registers associated with timer RJ: TRJ, TRJCR, TRJIOC, and TRJMR
- (3) In event counter mode, set the TSTART bit in the TRJCR register to 1 (count starts), and then input an external event after the TCSTF bit is set to 1.

Number of counted events = initial value in the counter – value in the counter on completion of the valid event + 1

(4) In pulse width/pulse period measurement modes, bits TEDGF and TUNDF in the TRJCR register used are set to 0 by writing 0 by a program, but remain unchanged even if 1 is written to these bits. If a bit manipulation instruction is used to set the TRJCR register, bits TEDGF and TUNDF may be erroneously set to 0 depending on the timing, even when the TEDGF bit is set to 1 (active edge received) and the TUNDF bit is set to 1 (underflow) during execution of the instruction.

In order to avoid this, set bits TEDGF and TUNDF to 1 using the MOV instruction.

- (5) The period for pulse period measurement mode is calculated as follows:
- The period data of the input pulse = (initial value set in the counter value read from the read-out buffer) + 1
  (6) Insert two NOP instructions between writing to and reading from registers associated with the TRJ counter while the timer RJ count is stopped.
- (7) When the TSTART bit in the TRJCR register is 1 (count starts) or the TCSTF bit is 1 (count in progress), allow at least three cycles of the count source clock between writes when writing to the TRJ register successively.
- (8) When the operating mode is switched, the values of bits TEDGF and TUNDF are undefined. Write 0 (no active edge received) to the TEDGF bit and 0 (no underflow) to the TUNDF bit before starting timer RJ count.

- (9) When bits TSTART and TCSTF are 0 (count stops), switch to module standby mode. For details on switching to module standby mode, refer to **10.2.9 Module Standby Control Register 2** (MSTCR2).
- (10) For pulse width measurement mode or pulse period measurement mode, perform settings in the following order:
  - 1. Set the registers associated with timer RJ.
  - Set the TSTART bit to 1 (count starts) and then wait until the TCSTF bit is set to 1 (count is in progress).
     Input an external event.
- (11) In pulse period measurement mode, the processing on completion of the first measurement is invalid (the measured value is valid for the second and subsequent times)
- (12) The TRJ register must not be set to 0000h.
- (13) In pulse width measurement mode, do not select an event from the event link controller (ELC) as the count source. During coordinated operation with the ELC (bits TCK2 to TCK0 in the TRJMR register = 101b), set the TSTART bit in the TRJCR register to 1 first and then wait until the TCSTF bit is set to 1 before inputting an event from the ELC. After the count of the valid event is completed, set the TSTART bit to 0.
- (14) Set the TOPCR bit in the TRJIOC register after the setting of the TRJMR register is completed.
- (15) The registers associated with timer RJ operating mode (TRJIOC, TRJMR, and TRJISR) can be changed only when the count is stopped (both the TSTART and TCSTF bits in the TRJCR register are 0 (count stops)). Do not change these registers during count operation.



#### 29.7 Notes on Timer RB2

- (1) Timer RB2 stops counting after a reset. Start the count after setting the values in the timer and prescaler.
- (2) In the 16-bit timer, when accessing registers TRBPRE and TRBPR in 8-bit units (8-bit access), always access the lower byte (TRBPRE) first and then the higher byte (TRBPR).
- (3) In programmable one-shot and programmable wait one-shot generation modes, when the TOSSP bit in the TRBOCR register is set to 1 (one-shot stops) and the count is stopped, the timer reloads the value of the reload register and stops. To check how much the count value has changed when the timer stopped, read the timer value before the timer stops. When the TSTART bit in the TRBCR register is set to 0 (count stops) and the count is stopped, the timer stops and the value of the reload register is not reloaded.
- (4) After 1 (count starts) is written to the TSTART bit while the count is stopped, the TCSTF bit in the TRBCR register remains 0 (count stops) for two or three cycles of the count source. Do not access the registers associated with timer RB2 <sup>(1)</sup> other than the TCSTF bit until this bit is set to 1 (count in progress). The count is started at the first active edge of the counter source after the TCSTF bit is set to 1.

After 0 (count stops) is written to the TSTART bit during count operation, the TCSTF bit remains 1 for two or three cycles of the count source. When the TCSTF bit is set to 0, the count is stopped. Do not access the registers associated with timer RB2 <sup>(1)</sup> other than the TCSTF bit until this bit is set to 0.

Note:

1. Registers associated with timer RB2: TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBPR, and TRBSC

- (5) When the TSTART bit is 0 (count stops), wait for at least two cycles of the CPU clock and then set the TSTART bit to 1 (count starts) to change the values of registers TRBPRE, TRBPR, and TRBSC.
- (6) When the TSTART bit is 1 (count starts) or the TCSTF bit is 1 (count in progress), do not change the values of registers TRBIOC and TRBMR, and the TRBIE bit in the TRBIR register.
- (7) If 1 (count is forcibly stopped) is written to the TSTOP bit in the TRBCR register during operation, timer RB2 stops without any wait time.
- (8) If 1 (one-shot starts) is written to the TOSST bit in the TRBOCR register or 1 (one-shot stops) is written to the TOSSP bit, the TOSSTF bit changes after two to three cycles of the count source. If 1 is written to the TOSSP bit during the period after 1 is written to the TOSST bit but before the TOSSTF bit can become 1 (one-shot is operating (including wait period)), depending on the internal state the TOSSTF bit may become 0 (one-shot is stopped) or 1. Similarly, if 1 is written to the TOSSTF bit during the period after 1 is written to the TOSSTF bit during the period after 1 is written to the TOSST bit during the period after 1 is written to the TOSST bit during the period after 1 is written to the TOSSTF bit can become 0, the TOSSTF bit may become 0 or 1.
- (9) When the underflow signal from timer RJ is used as the count source for timer RB2, set timer RJ to timer mode, pulse output mode, or event counter mode.
- (10) Make sure the TCSTF bit is 1 (count in progress) before writing 1 (one-shot count starts) to the TOSST bit in the TRBOCR register. When the TCSTF bit is 0 (count stops), writing 1 (one-shot count starts) to the TOSST bit has no effect.
- (11) In programmable waveform and programmable wait one-shot generation modes of timer RB2, write to the TRBSC register before writing to the TRBPR register. The value of the TRBPR register is reflected to the counter during the underflow of the secondary period after the TRBPR register is written. If registers TRBSC and TRBPR are written multiple times during the period after the TRBPR register was written but before the secondary period underflow, the data that was written last will be reflected in the counter. However, do not write to the TRBSC register only on its own. Write to both the TRBSC and TRBPR registers.
- (12) Insert NOP instructions between writing to and reading from registers TRBPRE and TRBPR while the counter is stopped.



- (13) When writing to registers TRBPRE, TRBPR, and TRBSC during count operation (the TSTART bit is 1 or the TCSTF bit is 1), note the following points:
  - When writing to the TRBPRE register successively, allow at least three cycles of the count source between writes.
  - When writing to the TRBPR register successively, allow at least three cycles of the prescaler underflow between writes.
  - When writing to the TRBSC register successively, allow at least three cycles of the prescaler underflow between writes.
- (14) Make sure both the TSTART and TCSTF bits in the TRBCR register are 0 (count stops) before switching to module standby mode.
- (15) If 1 (count is forcibly stopped) is written to the TSTOP bit in the TRBCR register during count operation and count is forcibly stopped, the TRBIF bit in the TRBIR register may become 1 (interrupt requested). Set the TRBIF bit to 0 (no interrupt requested) before resuming count.
- (16) When the TRBPR register is rewritten in programmable waveform generation mode, do not write to the TRBPRE, TRBPR, or TRBSC register during the secondary output period as described below after rewriting.
  - 8-bit timer with 8-bit prescaler:
  - Two cycles of the prescaler underflow before the secondary output period ends.
  - 16-bit timer:

Two cycles of the count source clock before the secondary output period ends.



#### 29.8 Notes on Timer RC

#### 29.8.1 TRCCNT Register

The following notes apply when the CCLR bit in the TRCCR1 register is set to 1 (TRCCNT counter is cleared by input capture/compare match A).

- When writing a value to the TRCCNT register by a program while the CTS bit in the TRCMR register is set to 1 (count starts), ensure that the write timing does not coincide with when the TRCCNT register is set to 0000h.
- If the timing when the TRCCNT register is set to 0000h and is written coincide, the value is not written and the TRCCNT register is set to 0000h.

If the TRCCNT register is written and read, the value before this register is written may be read. In this case, execute the JMP.B instruction between the write and read instructions.

Program Example

0	r		
	MOV.W	#XXXXh, TRCCNT	; Write
	JMP.B	L1	; JMP.B instruction
L1:	MOV.W	TRCCNT, DATA	; Read

#### 29.8.2 TRCCR1 Register

When setting bits CKS2 to CKS0 in the TRCCR1 register to 111b (fHOCO-F), set fHOCO-F to a clock frequency higher than the CPU clock frequency.

#### 29.8.3 TRCSR Register

If the TRCSR register is written and read, the value before this register is written may be read. In this case, execute the JMP.B instruction between the write and read instructions.

Program Example

	MOV.B	#XXh, TRCSR	; Write
	JMP.B	L1	; JMP.B instruction
L1:	MOV.B	TRCSR, DATA	; Read

#### 29.8.4 Count Source Switching

When switching the count source, stop the count before switching. After switching the count source, wait for at least two cycles of the CPU clock before writing to the registers (at addresses 00138h to 0014Dh) associated with timer RC.

• Changing procedure

- (1) Set the CTS bit in the TRCMR register to 0 (count stops).
- (2) Change bits CKS0 to CKS2 in the TRCCR1 register.
- (3) Wait for at least two cycles of the CPU clock.
- (4) Write to the registers (at addresses 00138h to 0014Dh) associated with timer RC.

#### Notes:

- 1. Do not set the FRA00 bit to 0 (high-speed on-chip oscillator off) while fHOCO or fHOCO-F is selected as the count source.
- 2. Do not change the division ratio of the high-speed on-chip oscillator set by the FRA2 register while fHOCO-F is selected as the count source.



#### 29.8.5 Input Capture Function

- The pulse width for the input capture signal must be at least three cycles of the timer RC operating clock.
- After the input capture signal is input to the TRCIOi pin (i = A, B, C, or D), the value of the TRCCNT register is transferred to the TRCGRi register after one to two cycles of the timer RC operating clock (when there is no digital filter).

#### 29.8.6 TRCMR Register in PWM2 Mode

When the CSTP bit in the TRCCR2 register is 1 (increment stops), do not set the TRCMR register when a compare match occurs between registers TRCCNT and TRCGRA.

#### 29.8.7 Count Source fHOCO

Count source fHOCO can be used within the power supply voltage range Vcc = 2.7 V to 5.5 V. At voltages besides these, do not set bits CKS2 to CKS0 in the TRCCR1 register to 110b (fHOCO).

#### 29.8.8 Module Standby

Write to the MSTTRC\_0 bit in the MSTCR2 register while the timer RC count is stopped. The timer RC module standby bit exists in the MSTCR2 register.

#### 29.8.9 Mode Switching

- When switching modes during operation, set the CTS bit in the TRCMR register to 0 (count stops) before switching.
- After switching modes, set the flags in the TRCSR register to 0 and set the IR bit in the TRCIC register to 0 before starting operation.

For details, refer to 11.9.4 Changing Interrupt Sources.

#### 29.8.10 Input Capture Operation when Count is Stopped

When the input capture function is used, if an input capture signal (edge selected by bits IOj0 and IOj1 (j = A or B) in the TRCIOR0 register or bits IOk0 and IOk1 (k = C or D) in the TRCIOR1 register) is input to the TRCIOi pin (i = A, B, C, or D), the IMFi bit in the TRCSR register is set to 1 even when the CTS bit in the TRCMR register is set to 0 (count stops).



#### 29.9 Notes on Timer RE2

- When 0 (count stops) is written to the RUN bit in the TRECR register, the count is stopped after three cycles of the count source.
- When entering module standby, set the TREOE bit in the TRECR register to 0 (TMRE2O output disabled) and set the RUN bit to 0 (count stops), and then allow three or more cycles of the count source to elapse before setting the MSTTRE bit in the MSTCR3 register to 1 (standby).
- Switch bits OS0 to OS2 and CS3 in the TRECSR register while the TREOE bit in the TRECR register is 0 (TMRE2O output disabled).
- Switching registers TREIFR and TREIER must be performed as follows:

[Real-time clock mode]

- Switch the TREIER register while the RTCF bit in the TREIFR register is 0 (no interrupt requested).
- Switch the ALIE bit in the TREIFR register while the ALIF bit in the TREIFR register is 0 (no interrupt requested).

[Compare match timer mode]

- Switch the CMIE bit in the TREIER register while the CMIF bit in the TREIFR register is 0 (no interrupt requested).
- Switch the OVIE bit in the TREIER register while the OVIF bit in the TREIFR register is 0 (no interrupt requested).
- When changing the CS3 bit, all of the following conditions must be met:
  - The RUN bit is 0 (count stops).
  - The TREOE bit is 0 (TMRE2O output disabled).
  - When changing the CS3 bit from 0 to 1, the CMIF bit is 0 (no interrupt requested) and the OVIF bit is 0 (no interrupt requested).
  - When changing the CS3 bit from 1 to 0, the ALIF bit is 0 (no interrupt requested) and the RTCF bit is 0 (no interrupt requested).
- Set the RTCRST bit in the TRECR register while the RTCF/OVIF bit is 0 (no interrupt requested) and the ALIF/CMIF bit is 0 (no interrupt requested).



#### 29.10 Notes on Serial Interface (UART0)

Regardless of clock synchronous I/O mode or clock asynchronous I/O mode, read the U0RB register in 16-bit units.

When the higher byte (b15 to b8) in the U0RB register is read, bits FER and PER in the U0RB register are set to 0 (no framing error, no parity error). Also, the RI bit in the U0C1 register is set to 1 (no data in the U0RB register). To check for receive errors, use the data read from the U0RB register.

• Program example for reading the receive buffer register MOV.W 0086H, R0 ; Read the U0RB register

When the transfer data is 9 bits long in clock asynchronous I/O mode, write to the higher byte (b15 to b8) first and then the lower byte (b7 to b0) in 8-bit units.

• Program example for writing to the transmit buffer register

MOV.B	#XXH, 0083H	; Write to the higher byte (b15 to b8) in the U0TB register
MOV.B	#XXH, 0082H	; Write to the lower byte (b7 to b0) in the U0TB register

- Do not set the MSTUART\_0 or MSTUART\_1 bit in the MSTCR0 register to 1 (standby) during communication. When setting the module to the standby state, confirm whether communication has completed. After communication has completed, set bits TE and RE in the U0C1 register to 0 (communication disabled) before setting the module to the standby state. After the module standby state is cleared, the initial settings for communication must be set up again.
- When UART0 is not used, set the NCH bit in the U0C0 register to 0 (TXD pin is set to CMOS output).



## 29.11 Notes on Serial Interface (UART2)

## 29.11.1 Common to All Operating Modes

#### 29.11.1.1 Register Access

The settings of the following registers can only be changed when the serial interface is disabled. Do not use these settings when the serial interface is enabled.

U2MR register: CKDIR bit U2C0 register: Bits CLK0 and CLK1

The settings of the following registers can only be changed while transmission/reception is stopped. Do not use these settings during transmission/reception.

U2MR register: Bits SMD0 to SMD2, STPS, PRY, PRYE, and IOPOL U2BRG register: Bits b0 to b7 U2C0 register: Bits CRS, CRD, NCH, CKPOL, and UFORM U2C1 register: Bits U2IRS, U2RRM, U2LCH, and U2ERE U2RXDF register: DF2EN bit U2SMR5 register: MP bit U2SMR3 register: Bits CKPH, NODC, and DL0 to DL2 U2SMR2 register: Bits IICM2, CSC, ALS, and STAC U2SMR register: Bits IICM, ABC, ABSCS, and SSS

#### 29.11.1.2 N-Channel-Open-Drain Control Bit

When UART2 is not used, set the following bits to 0. U2C0 register: NCH bit U2SMR3 register: NODC bit

#### 29.11.2 Clock Synchronous Serial I/O Mode

#### 29.11.2.1 Transmission/Reception

When the  $\overline{\text{RTS}}$  function is used with an external clock, the  $\overline{\text{RTS2}}$  pin outputs a low level, which informs the transmitting side that the MCU is ready for a receive operation. The  $\overline{\text{RTS2}}$  pin outputs a high level when a receive operation starts. Therefore, the transmit timing and receive timing can be synchronized by connecting the  $\overline{\text{RTS2}}$  pin to the  $\overline{\text{CTS2}}$  pin of the transmitting side. The  $\overline{\text{RTS}}$  function is disabled when an internal clock is selected.

#### 29.11.2.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data is output at the falling edge and receive data is input at the rising edge of the transfer clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data is output at the rising edge and receive data is input at the falling edge of the transfer clock).

- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)
- If the  $\overline{\text{CTS}}$  function is selected, input to the  $\overline{\text{CTS2}}$  pin = Low



#### 29.11.2.3 Reception

In clock synchronous serial I/O mode, the shift clock is generated by activating the transmitter. Set the UART2associated registers for transmit operation even if the MCU is used for receive operation only. Dummy data is output from the TXD2 pin while receiving.

When an internal clock is selected, the shift clock is generated by setting the TE bit in the U2C1 register to 1 (transmission enabled) and placing dummy data in the U2TB register. When an external clock is selected, set the TE bit to 1 (transmission enabled), place dummy data in the U2TB register, and input an external clock to the CLK2 pin to generate the shift clock.

If data is received consecutively, an overrun error occurs when the RE bit in the U2C1 register is set to 1 (data present in the U2RB register) and the next receive data is received in the UART2 receive register. Then, the OER bit in the U2RB register is set to 1 (overrun error). At this time, the U2RB register retains the previous receive data. If an overrun error occurs, use a program on the transmitting and receiving sides to resend the data that caused the error.

To receive data consecutively, set dummy data in the low-order byte in the U2TB register at each receive operation.

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit is set to 0, or while the external clock is held low when the CKPOL bit is set to 1.

- The RE bit in the U2C1 register = 1 (reception enabled)
- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)

If an internal clock is selected, set the RE bit in the U2C1 register to 1 after setting the TE bit in the U2C1 register to 1 but before setting dummy data in the U2TB register.

Set the U2RRM bit in the U2C1 register to 1 before reading the last data in continuous receive mode during master operation.

#### 29.11.3 Special Mode 1 (I<sup>2</sup>C Mode)

#### 29.11.3.1 Operating Clock

In I<sup>2</sup>C mode, the f1 clock must be oscillating. The f1 frequency input must satisfy the operation described in **20.3.3.1 Detection of Start and Stop Conditions**.

#### 29.11.3.2 Supported Modes

Not compatible with the CBUS receiver.

10-bit address mode is not supported.

Also cannot be used in a multimaster environment where master transmission/reception of differing data lengths is performed with the same slave.

#### 29.11.3.3 Maximum Operating Frequency

The duty cycle of the SCL transmitted by UART2 is 50%. Therefore, when set to high-speed mode (400 kbps), the low-level width of SCL is 1.25 us. This value does not meet the I<sup>2</sup>C standard (tLOW = Min 1.3 us). Therefore, the maximum transfer rate in high-speed mode is approximately 380 kbps.



#### 29.11.3.4 Start and Stop Conditions

```
(1) Setup and Hold Times
```

The setup time and hold time at start condition/stop condition detection may differ from the  $I^2C$  standard.

The setup time and hold time at start condition/stop condition detection are as follows:

Setup time > 5 cycles (f1 clock) Hold time > 5 cycles (f1 clock)

In the I<sup>2</sup>C standard, the start and stop condition setup and hold times are both a minimum of 600 ns in high-speed mode. The setup and hold times of UART2 are a minimum of five cycles (f1 clock). Consequently, when an 8 MHz f1 clock is used, the setup and hold times are a minimum of 625 ns and thus meet the I<sup>2</sup>C bus standard for high-speed mode. However, if the main clock is used at less than 8 MHz, the setup and hold times cannot meet the I<sup>2</sup>C standard for high-speed mode.

#### 29.11.3.5 Transmission and Reception

During transmission, 8-bit transmit data is transmitted from the SDA2 pin. In order to receive an acknowledge, the SDA2 pin must be released at the 9th bit of the transmit clock. To achieve this, 1 must always be written to the 9th bit (D8) of transmit data.

During reception, the SDA2 pin must be released while it is receiving 8-bit data. In addition, an acknowledge needs to be generated at the 9th bit of the transmit clock. To achieve this, write 1 to D7 to D0 as dummy data during reception. D8 is ACK/NACK. ACK/NACK can be transmitted using the following three methods:

- 1. Use bits ACKC and ACKD in the U2SMR4 register to transmit ACK/NACK (in this case, the value of D8 is not used).
- 2. Use 0 as dummy data for D8. If ACK is returned, transmit the data as is. If NACK is returned, leave the SDA2 pin open by setting the SDHI bit to 1.
- 3. Use 0 as dummy data for D8. If ACK is returned, transmit the data as is. If NACK is returned, leave the SDA2 pin open using port control.

## 29.11.3.6 Arbitration

The arbitration detection flag is set when an acknowledge is received, so clear this flag when starting transmission and then perform transmission.



#### 29.12 Notes on Clock Synchronous Serial Interface

#### 29.12.1 Notes on Synchronous Serial Communication Unit

To use the synchronous serial communication unit, set the IICSEL bit in the IICCR register to 0 (SSU function selected).

#### 29.12.2 Notes on I<sup>2</sup>C bus Interface

To use the I<sup>2</sup>C bus interface, set the IICSEL bit in the IICCR register to 1 (I<sup>2</sup>C bus function selected).

- (1) Do not use the  $I^2C$  interface with settings that do not comply with the  $I^2C$  specification.
- (2) Communication using "Hs-MODE" cannot be performed. The maximum transfer rate is [a maximum of 400 kHz] in "FAST-MODE".
- (3) The low-level period of the SCL signal is [a minimum of 1.3 µs] in "FAST-MODE". Since the high-level/low-level width of the duty cycle for this module is 50%/50%, this value is not reached during operation at 400 kHz. Therefore, the maximum transfer rate is 2.6 µs for the SCL period (maximum transfer frequency is 384.6 kHz).
- (4) There must be a delay of [a minimum of 300 ns] for the SDA pin to change at the rising edge of the SCL signal. The SDA digital delay for this module must be at least 3 x f1 cycles, care must be taken when the reference clock f1 is set to 11 MHz or above. Set bits SDADLY1 and SDADLY0 to 01b or more.
- (5) There is no compatibility with the CBUS.
- (6) 10-bit addressing cannot used.
- (7) When a start condition is detected while data is transmitted in slave transmit mode, any address following that condition cannot be received and the operation is stopped. Initialize the module according to the flow for resetting the control block.
- (8) Do not set 1111XXXb and 0000XXXb as slave addresses.
- (9) When starting communication by the master after a stop condition is detected, always clear the STOP bit in the SISR register to 0.

#### 29.12.3 ICE Bit in SICR1 Register and SIRST Bit in SICR2 Register

While the I<sup>2</sup>C bus interface is operating, when 0 is written to the ICE bit or 1 is written to the SIRST bit in the SICR2 register, the values of the BBSY bit in the SICR2 register and the STOP bit in the SISR register may be undefined.

#### 29.12.3.1 Conditions when Values of Bits are Undefined

- When this module occupies the I<sup>2</sup>C bus in master mode of the I<sup>2</sup>C bus interface.
- While this module transmits data or an acknowledge in slave mode of the I<sup>2</sup>C bus interface.

#### 29.12.3.2 Countermeasures

- When a start condition (falling of SDA when SCL is high) is input, the BBSY bit is set to 1.
- When a stop condition (rising of SDA when SCL is high) is input, the BBSY bit is set to 0.
- In master transmit mode, while SCL and SDA are both high, when 1 is written to the BBSY bit, 0 is written to the SCP bit, and a start condition (falling of SDA when SCL is high) is output, the BBSY bit is set to 1.
- In master transmit mode or master receive mode, while SDA is low and this module is the only device that pulls SCL low, when 0 is written to the BBSY bit, 0 is written to the SCP bit in the SICR2 register, and a stop condition (rising of SDA when SCL is high) is output, the BBSY bit is set to 1.
- When 1 is written to the MS bit in the SAR register, the BBSY bit is set to 0.



#### 29.12.3.3 Additional Description on SIRST Bit in SICR2 Register

- When 1 is written to the SIRST bit, bits SDAO and SCLO in the SICR2 register are set to 1.
- In master transmit mode or slave transmit mode, when 1 is written to the SIRST bit, the TDRE bit in the SISR register is set to 1.
- While the I<sup>2</sup>C bus control block is reset by the SIRST bit, writing to the BBSY bit in the SICR2 register and bits SCP and SDAO is disabled. Thus, write 0 to the SIRST bit before writing to any of these bits.
- The BBSY bit is not set to 0 even if 1 is written to the SIRST bit. However, depending on the states of SCL and SDA, a stop condition (rising of SDA when SCL is high) is generated, which may set the BBSY bit to 0. Similarly, this may also affect other bits.
- While the I<sup>2</sup>C bus control block is reset by the SIRST bit, data transmission and reception are stopped. However, the function to detect a start condition, stop condition, and arbitration lost continues operating. Therefore, the values of registers SICR1, SICR2, and SISR may be updated depending on the signal input to pins SCL and SDA.
- Refer to **21.4.8 Procedure for Resetting Control Block in I<sup>2</sup>C bus Interface Mode**, for more details including the above information on the control block reset operation using the SIRST bit.



#### 29.13 Notes on Hardware LIN

For the time-out processing of the header and response fields, use another timer to measure the duration of time with a Synch Break detection interrupt as the starting point.



### 29.14 Notes on A/D Converter

#### 29.14.1 Notes on A/D Conversion

- Write to registers ADMOD, ADINSEL, ADCON0 (other than ADST bit), ADCON1, and OCVREFCR when A/D conversion is stopped (before a trigger occurs).
- When using the A/D converter in repeat mode 0, repeat mode 1, or repeat sweep mode, the frequency of the CPU clock during A/D conversion must be set to be a frequency higher than that of the A/D converter operating clock  $\phi$ AD.
- Do not select fHOCO-F as  $\phi$ AD.
- Do not enter stop mode during A/D conversion.
- Do not enter wait mode during A/D conversion regardless of the state of the CM02 bit in the CM0 register (1: Peripheral function clock stops in wait mode or 0: Peripheral function clock does not stop in wait mode).
- Do not set the FMSTP bit in the FMR0 register to 1 (flash memory stops) or the FMR27 bit to 1 (low-currentconsumption read mode enabled) during A/D conversion. Otherwise, the A/D conversion result will be undefined.
- Do not set the CM10 bit in the CM1 register to 1 (all clocks stop (stop mode)) during A/D conversion.
- After setting the ADST bit in the ADCON0 register to 0 (A/D conversion stops) by a program during A/D conversion to forcibly end the conversion, allow two or more cycles of the  $\phi$ AD clock before writing 1 to the ADST bit to ensure time for end processing.

## 29.14.2 Clock Source Switching

• Stop A/D conversion before switching the clock source. After switching the clock source, wait for at least two cycles of the fHOCO-F clock to before starting A/D conversion.

[Changing procedure]

- (1) Set the ADST bit in the ADCON0 register to 0 (A/D conversion stops).
- (2) Change the CKS2 bit in the ADMOD register.
- (3) Wait for at least two cycles of the fHOCO-F clock.
- (4) Set the ADST bit in the ADCON0 register to 1 (A/D conversion starts).
- To change the clock source from fHOCO-F to another clock and then stop fHOCO-F, after switching the clock source, wait at least two cycles of fHOCO-F before stopping fHOCO-F.

[Changing procedure]

- (1) Set the ADST bit in the ADCON0 register to 0 (A/D conversion stops).
- (2) Change the CKS2 bit in the ADMOD register.
- (3) Wait for at least two cycles of the fHOCO-F clock.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

Notes:

- 1. Do not set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off) while fHOCO-F is selected as the clock source.
- 2. Do not change the division ratio of the high-speed on-chip oscillator set by the FRA2 register while fHOCO-F is selected as the count source.

#### 29.14.3 Pin Handling

Connect a 0.1  $\mu$ F capacitor between pins VREF and AVSS.



### 29.15 Notes on Touch Sensor Control Unit

#### 29.15.1 Address to Store Detection Data

After measurement of each channel finishes, the values of data 1 and data 2 stored in the SFRs are transferred to RAM using the DTC.

Do not specify any area other than RAM to store data.

Use the DTC so that a total of 32 bits from registers TSCUDBR and TSCUPRC are transferred as measurement data by a single DTC transfer request in Status 22.

During DTC transfer from the touch sensor control unit, set the transfer mode to repeat mode (set the MODE bit in the DTCCRj register (j = 0 to 23) to 1) and disable interrupt generation (set the RPTINT bit in the DTCCRj register (j = 0 to 23) to 0).

#### 29.15.2 Measurement Trigger

- In measurement trigger mode (when the TSCUCAP bit in the TSCUMR register is 1), an external trigger can be acknowledged only in Status 0. If an external trigger is input during a measurement period, measurement does not start.
- In measurement trigger mode (when the TSCUCAP bit in the TSCUMR register is 1), if the TSCUSTRT bit in the TSCUCR0 register is set to 0 (measurement stops) to forcibly stop during measurement, set the TSCUINIT bit in the TSCUCR0 register to 1 for initialization after measurement is stopped. Measurement restarts from Status 1. Set the DTC again before measurement restarts.

#### 29.15.3 Charging Time

To prevent measurement data from being overwritten by the next measurement data, the touch sensor control unit should be kept charged until DTC transfer is completed.

About 20 to 30 CPU cycles are necessary for obtaining the DTC bus right and transfer time.

If the charging time is set equal to or shorter than the wait time for transfer to complete, the charging time will exceed the set value.

#### 29.15.4 Switching Set Values

To update any registers other than the registers for TSCU software operation, stop measurement (set the TSCUSTRT bit to 0) before updating the set values. After the set values are updated, perform initialization (set the TSCUINIT bit to 1) before starting measurement.

Registers for TSCU software operation

• Bits CHSELXA0SW, CHSELXA1SW, and CHSELXBCSW in the TSCUCR1 register

• Registers TSIE0 to TSIE2 during TSCU software operation

(To change the set values during TSCU operation, stop measurement and then perform initialization before starting measurement.)



#### 29.15.5 Restrictions on CHxB-CHxC Short Circuit Control

When the BCSHORT bit in the TSCUCR1 register is set to 1 (short circuit) to short-circuit between CHxB and CHxC, the following restrictions apply.

- Skipping of period 4 is disabled (setting of the TCS4C bit in the TSCUCR2 register to 1 (the number of cycles for period 4 is 0) is disabled)
- When PRE measurement is turned ON and f1 is selected as the count source, the setting of period 4 is two or more cycles (2 to 32 cycles by setting bits TCS40 to TCS44 in the TSCUCR2 register.)

 Table 29.1
 Restrictions on Period 4 Settings during CHxB-CHxC Short Circuit Control

BCSHORT	TCS4C	PREMSR	Restrictions on Period 4 Settings
0	_	_	No restriction
1	0	0	No restriction
1	0	1	When f2 or f4 is selected as the count source: No restriction When f1 is selected as the count source: Set to 2 to 32 cycles
1	1	_	Do not set to this bit combination.

BCSHORT: Bit in TSCUCR1 register TCS4C: Bit in TSCUCR2 register PREMSR: Bit in TSCUMR register

#### 29.15.6 Touch Sensor Control Unit Module Standby

The clock supply to the touch sensor control unit module can be stopped by setting the touch sensor control unit to module standby mode.

Since the clock supply to the registers in the touch sensor control unit is also stopped, cancel standby mode and allow at least two cycles to elapse before changing the settings of these registers.

Perform the same processing when stopping all clocks (when setting the CM10 bit in the CM register to 1).

#### 29.15.7 Touch Sensor Control Unit Initialization (TSCUINIT)

To initialize the touch sensor control unit by setting the TSCUINIT bit in the TSCUCR0 register to 1, perform the following processing:

- Stop measurement (set the TSCUSTRT bit in the TSCUCR0 register to 0)
- Do not output a TSCU interrupt request (read the SIF bit in the TSCUFR register as 0) or clear the TSCU interrupt request (read the SIF bit as 1 and then write 0 to the same bit).

The DTC is not initialized by initialization using the TSCUINIT bit. When initializing the touch sensor control unit, also make the required DTC settings.

#### 29.15.8 Restrictions on Clock Settings

Do not change clock settings while measurement is performed using the touch sensor control unit.

Set the CM36 bit to 0 and the CM37 bit to 0 in the CM3 register and do not switch the clock used when exiting wait mode by an interrupt request signal.

#### 29.15.9 Restrictions on Wait Mode

When the touch sensor control unit is used in wait mode, the following restrictions apply.

- Execute a WAIT instruction or set the CM30 bit in the CM3 register to 1 immediately after the TSCUSTRT bit is set to 1.
- Set the FMR11 bit in the FMR1 register to 1 and the FMSTP bit in the FMR0 register to 0 to not stop the flash memory even during wait mode.
- Do not use the touch sensor control unit in low-power-consumption wait mode. Set the SVC0 bit in the SVDC register to 0.



#### 29.15.10 Restrictions on Stop Mode

The touch sensor control unit must be stopped (set the TSCUSTRT bit to 0) and set for initialization (set the TSCUINIT bit to 1) before setting stop mode (set the CM10 bit in the CM1 register to 1) to stop all clocks. Any setting changes or initialization of the touch sensor control unit, including the setting change to stop mode, should be performed after measurement completes or before measurement starts, as much as possible.

## 29.15.11 Using Touch Sensor Control Unit with A/D Converter

Do not start measurement using the touch sensor control unit during A/D conversion.



#### 29.16 Notes on Flash Memory

#### 29.16.1 CPU Rewrite Mode

#### 29.16.1.1 Prohibited Instructions

The following instructions cannot be used while the program ROM area is being rewritten in EW0 mode because they reference data in the flash memory: UND, INTO, and BRK.

#### 29.16.1.2 Interrupts

Tables 29.2 to 29.4 show CPU Rewrite Mode Interrupts.

Mode	Erase/ Write Target	Status	Maskable Interrupt
EWO	Data During auto-erasure flash (suspend enabled)		When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto- erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit to 0 (erase restart).
		During auto-erasure (suspend disabled or FMR22 = 0)	Interrupt handling is executed while auto-erasure or auto-programming is being performed.
		During auto-programming	
	Program ROM	During auto-erasure (suspend enabled)	Usable by allocating a vector in RAM.
		During auto-erasure (suspend disabled)	
		During auto-programming	
EW1	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1, the FMR21 bit is automatically set to 1. The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto- erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit to 0.
		During auto-erasure (suspend disabled or FMR22 = 0)	Interrupt handling is executed while auto-erasure or auto-programming is being performed.
		During auto-programming	
	Program ROM	During auto-erasure (suspend enabled)	Auto-erasure suspends after td(SR-SUS) and interrupt handling is executed. Auto- erasure can be restarted by setting the FMR21 bit to 0 after interrupt handling completes. While auto-erasure is being suspended, any block other than the block during auto- erasure execution can be read or written.
		During auto-erasure (suspend disabled or FMR22 = 0)	Auto-erasure and auto-programming have priority and interrupt requests are put on standby. Interrupt handling is executed after auto-erase and auto-program complete.
		During auto-programming	

 Table 29.2
 CPU Rewrite Mode Interrupts (1)

FMR21, FMR22: Bits in FMR2 register



Mode	Erase/ Write Target	Status	<ul> <li>Watchdog Timer</li> <li>Oscillation Stop Detection</li> <li>Voltage Monitor 2</li> <li>Voltage Monitor 1</li> </ul>	Undefined Instruction     INTO Instruction     BRK Instruction     Single Step     Address Match     Address Break (Note 1)
EWO	Data flash	During auto-erasure (suspend enabled) During auto-erasure (suspend disabled or	When an interrupt request is acknowledged, interrupt handling is executed.When an interrupt request acknowledged, interrupt handling is executed.If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS).When an interrupt request acknowledged, interrupt handling is executed.If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS).If erase-suspend is requir set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS).While auto-erasure is bein suspended, any block other than the block during auto-erasure execution can be or written. Auto-erasure can be restarted by setting the FMR21 bit is set to 0 (erase restart).When an interrupt the 	
		FMR22 = 0) During auto-programming		
	Program ROM	During auto-erasure (suspend enabled) During auto-erasure (suspend disabled) During auto-programming	When an interrupt request is acknowledged, auto- erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period. Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase- suspend function.	Not usable during auto-erasure or auto-programming.

Table 29.3	CPU Rewrite Mode Interrupts (2)	)
------------	---------------------------------	---

FMR21, FMR22: Bits in FMR2 register

Note:

1. Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.



Mode	Erase/ Write Target	Status	<ul> <li>Watchdog Timer</li> <li>Oscillation Stop Detection</li> <li>Voltage Monitor 2</li> <li>Voltage Monitor 1</li> </ul>	Undefined Instruction     INTO Instruction     BRK Instruction     Single Step     Address Match     Address Break (Note 1)
F	Data flash	During auto-erasure (suspend enabled) During auto-erasure	When an interrupt request is acknowledged, interrupt handling is executed.When an interrupt request is acknowledged, interrupt handling is executed.If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS).When an interrupt request is acknowledged, interrupt handling is executed.If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS).When an interrupt request is acknowledged, interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS).While auto-erasure is being suspended, any block other 	
		(suspend disabled or FMR22 = 0) During auto-programming	performed.	
	Program ROM	During auto-erasure (suspend enabled) During auto-erasure (suspend disabled or FMR22 = 0) During auto-programming	When an interrupt request is acknowledged, auto- erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period. Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal	Not usable during auto-erasure or auto-programming.
			value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase- suspend function.	

Table 29.4	CPU Rewrite Mode Interrupts (3)
	,

FMR21, FMR22: Bits in FMR2 register

Note:

1. Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.



#### 29.16.1.3 How to Access

To set one of the following bits to 1, first write 0 and then 1 immediately. Disable interrupts and DTC activation between writing 0 and writing 1.

- The FMR01 bit or FMR02 bit in the FMR0 register
- The FMR13 bit in the FMR1 register
- The FMR20 bit, FMR22 bit, or FMR 27 bit in the FMR2 register

To set one of the following bits to 0, first write 1 and then 0 immediately. Disable interrupts and DTC activation between writing 1 and writing 0.

• The FMR14 bit, FMR15 bit, FMR16 bit, or FMR17 bit in the FMR1 register

#### 29.16.1.4 Rewriting User ROM Area

In EW0 mode, if the supply voltage drops while rewriting any block in which a rewrite control program is stored, it may not be possible to rewrite the flash memory because the rewrite control program cannot be rewritten correctly. In this case, use standard serial I/O mode.

#### 29.16.1.5 Programming

Do not write additions to the already programmed address.

#### 29.16.1.6 Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

If the FST7 bit in the FST register is set to 0 (busy during programming or erasure execution), do not enter to stop mode or wait mode.

Do not enter stop mode or wait mode while the FMR27 bit is 1 (low-current-consumption read mode enabled).

#### 29.16.1.7 Programming and Erasure Voltage for Flash Memory

To perform programming and erasure, use VCC = 2.7 to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

#### 29.16.1.8 Block Blank Check

Do not execute the block blank check command during erase-suspend.

#### 29.16.1.9 Low-Current-Consumption Read Mode

In low-speed clock mode and low-speed on-chip oscillator mode, the current consumption when reading the flash memory can be reduced by setting the FMR27 bit in the FMR2 register to 1 (low-current-consumption read mode enabled).

Low-current-consumption read mode can be used when the CPU clock is set to either of the following:

• The CPU clock is set to the low-speed on-chip oscillator clock divided by 4, 8, or 16.

- When divided by 1 (no division) or divided by 2 is set, do not use low-current-consumption read mode.
- The CPU clock is set to the XCIN clock divided by 1 (no division), 2, 4, or 8.

However, do not use low-current-consumption read mode when the frequency of the selected CPU clock is 3 kHz or below. After setting the divide ratio of the CPU clock, set the FMR27 bit to 1 (low-current-consumption read mode enabled).

To reduce the power consumption, refer to **10. Power Control**.

Enter wait mode or stop mode after setting the FMR27 bit to 0 (low-current-consumption read mode disabled). Do not enter wait mode or stop mode while the FMR27 bit is 1 (low-current-consumption read mode enabled).



# 30. Notes on On-Chip Debugger

When using the on-chip debugger to develop and debug programs for the R8C/36T-A Group, take note of the following.

(1) Some of the user flash memory and RAM areas are used by the on-chip debugger. These areas cannot be accessed by the user.

Refer to the on-chip debugger manual for which areas are used.

- (2) Do not set the address match interrupt (registers AIENi, AIADRij (i = 0 or 1, j = L or H), and fixed vector table) in a user system.
- (3) Do not use the BRK instruction in a user system.

There are some special restrictions regarding connection and use of the on-chip debugger. Refer to the on-chip debugger manual for details.




# 31. Notes on Emulator Debugger

There are some special restrictions regarding connection and use of the emulator debugger. Refer to the emulator debugger manual for details.




# Appendix 1. Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.











# Appendix 2. Connection Examples between Serial Programmer and On-Chip Debugging Emulator

Appendix Figure 2.1 shows the M16C Flash Starter (M3A-0806) Connection Example and Appendix Figure 2.2 shows the Emulator E1 Connection Example.



Appendix Figure 2.1 M16C Flash Starter (M3A-0806) Connection Example






Appendix Figure 2.2 Emulator E1 Connection Example



# Appendix 3. Oscillation Evaluation Circuit Example

Appendix Figure 3.1 shows the Oscillation Evaluation Circuit Example.



Appendix Figure 3.1 Oscillation Evaluation Circuit Example



## Index

ADCON0	[A]		
ADI	ADCON0		
ADIC			
ADINSEL	ADi		542
ADMOD	-		-
AIADRij 137			
AIENi 137			
	AIENi	······	137

#### [C]

СМ0	
CM1	
СМЗ	
CM4	
СМРА	
CPSRF	
CRCD	
CRCIN	
CRCMR	
CRCSAR	
CSPR	

#### [D]

DRR0	216
DRR1	217
DRR2	218
DTBLSj	169
DTCCRj	169
DTCCTj	
DTCENi	168
DTCTL	167
DTDARj	170
DTRLDj	170
DTSARj	170

#### 

[F]	
FMR0	9
FMR163	2
FMR2	4
FMRDYIC	2
FRA092, 11	0
FRA2	3
FST	6

[1]	
IICCR	
INTOIC	132
INT1IC	132
INT2IC	132
INT3IC	
INTCMP	
INTEN	
INTEN1	134
INTF	
INTF1	135
INTPOL	
INTSR0	138, 210

#### 

## [L]

524
524
525

## [M]

MSTCR0	
MSTCR1	
MSTCR2	112
MSTCR3	112
MSTCR4	113

## [0]

89
48, 65, 79, 636

### [P]

P1DRR	
P2DRR	
PDi	
PINSR	
PM0	
PM1	
PMCSEL	
PORTi	
PRCR	
PUR0	
PUR1	
PUR2	

#### 

#### 

#### [T]

[ - ]	
TIMSR	
TRB2IC_0	
TRBCR	
TRBIOC	
TRBIR	
TRBMR	
TRBOCR	



TRBPR	252
TRBPRE	
TRBSC	253
TRC_0SR0	
TRC_0SR1	204
TRCADCR	291
TRCCLKSR	202
TRCCNT	280
TRCCR1	283
TRCCR2	288
TRCDF	289
TRCELCCR	293
TRCGRA, TRCGRB, TRCGRC, TRCGRD	
TRCIC_0	132
TRCIER	
TRCIOR0	286
TRCIOR1	
TRCMR	282
TRCOER	
TRCOPR	292
TRCSR	
TRE2IC	132
TREADJ	
TREAHR	349
TREAMN	
TREAWK	350
TRECR	
TRECSR	341
TREDY	
TREHR	331
TREIER	
TREIFR	345
TREMIN	
	~~ ·
TREMON	334
TREMON	
TREPRC	352
	352
TREPRC	352 329
TREPRC	352 329 332
TREPRC	352 329 332
TREPRC         351,           TRESEC         328,           TREWK         TREYR	352 329 332 335
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ	352 329 332 335 228
TREPRC         351,           TRESEC         328,           TREWK         TREYR	352 329 332 335 228
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ         TRJ_0SR       TRUNCE	352 329 332 335 228 201
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       328,         TRJ_OSR       328,         TRJCR       328,	352 329 332 335 228 201 229
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ         TRJ_0SR       TRUNCE	352 329 332 335 228 201 229
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       100,000,000,000,000,000,000,000,000,000	352 329 332 335 228 201 229 132
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       1000000000000000000000000000000000000	352 329 332 335 228 201 229 132 230
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       100,000,000,000,000,000,000,000,000,000	352 329 332 335 228 201 229 132 230
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_0SR       TRJCR         TRJIC_0       TRJIOC         TRJISR       TRJISR	352 329 332 228 201 229 132 230 233
TREPRC       351,         TRESEC       328,         TREWK       328,         TRJ       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIOC         TRJISR       TRJMR	352 329 332 228 201 229 132 230 233 232
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_0SR       TRJCR         TRJIC_0       TRJIOC         TRJISR       TRJISR	352 329 332 228 201 229 132 230 233 232
TREPRC       351,         TRESEC       328,         TREWK       328,         TRJ       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIC_0         TRJISR       TRJISR         TRJSR       TSCHSEL0	352 329 332 228 201 229 132 230 233 232 599
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       78,         TRJ_0SR       78,         TRJC0       78,         TRJIC_0       78,         TRJISR       78,         TRJSR       78,         TSCHSEL0       75,         TSCHSEL1       100,	352 329 332 228 201 229 132 230 233 232 599 600
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       78,         TRJ_0SR       78,         TRJC0       78,         TRJIC_0       78,         TRJISR       78,         TRJRR       78,         TSCHSEL0       78,         TSCHSEL1       78,	352 329 332 228 201 229 132 230 233 232 599 600 601
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       78,         TRJ_0SR       78,         TRJC0       78,         TRJIC_0       78,         TRJISR       78,         TRJRR       78,         TSCHSEL0       78,         TSCHSEL1       78,	352 329 332 228 201 229 132 230 233 232 599 600 601
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       78,         TRJ_0SR       78,         TRJC0       78,         TRJIC_0       78,         TRJISR       78,         TRJRR       78,         TSCHSEL0       78,         TSCHSEL1       78,         TSCUCHC       100,	352 329 332 228 201 229 132 230 233 232 599 600 601 584
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIC_0         TRJIOC       TRJIR         TRJRR       TSCHSEL0         TSCHSEL1       TSCHSEL2         TSCUCHC       TSCUCR0	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIC_0         TRJIOC       TRJIR         TRJRR       TSCHSEL0         TSCHSEL1       TSCHSEL2         TSCUCHC       TSCUCR0	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIC         TRJIC_0       TRJIC         TRJISR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCUCHC       TSCUCR0         TSCUCR1       TSCUCR1	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575
TREPRC       351,         TRESEC       328,         TREWK       328,         TRJR       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIC         TRJISR       TRJMR         TSCHSEL0       TSCHSEL1         TSCUCHC       TSCUCR0         TSCUCR1       TSCUCR1	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590
TREPRC       351,         TRESEC       328,         TREWK       328,         TRJR       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIC         TRJISR       TRJMR         TSCHSEL0       TSCHSEL1         TSCUCHC       TSCUCR0         TSCUCR1       TSCUCR1	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIC         TRJIC_0       TRJIR         TRJSR       TSCHSEL0         TSCHSEL1       TSCUCHC         TSCUCR0       TSCUCR1         TSCUDBR       TSCUFR	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590 586
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIC         TRJIC_0       TRJIR         TRJSR       TSCHSEL0         TSCHSEL1       TSCUCHC         TSCUCR0       TSCUCR1         TSCUDBR       TSCUFR         TSCUIC       TSCUIC	352 329 332 228 201 229 132 230 233 232 599 600 601 584 575 590 586 132
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIC         TRJIC_0       TRJIR         TRJSR       TSCHSEL0         TSCHSEL1       TSCUCHC         TSCUCR0       TSCUCR1         TSCUDBR       TSCUFR	352 329 332 228 201 229 132 230 233 232 599 600 601 584 575 590 586 132
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIC         TRJISR       TRJMR         TSCHSEL0       TSCHSEL1         TSCUCHC       TSCUCR0         TSCUCR1       TSCUCR1         TSCUFR       TSCUFR         TSCURR       TSCUR	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590 586 132 576
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIC         TRJIC_0       TRJIC         TRJIRR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCUCHC       TSCUCR0         TSCUCR1       TSCUCR1         TSCUFR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590 586 132 576 591
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_0SR       TRJC         TRJIC_0       TRJIC         TRJIC_0       TRJIC         TRJIRR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCUCHC       TSCUCR0         TSCUCR1       TSCUCR1         TSCUFR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590 586 132 576 591
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_OSR       TRJC         TRJIC_0       TRJIC         TRJIC_0       TRJIC         TRJRR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCUCHC       TSCUCR0         TSCUCR1       TSCUCR1         TSCUFR       TSCUFR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590 586 132 576 591 592
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ         TRJ_0SR       TRJ         TRJCQ       TRJCQ         TRJIC_0       TRJIC_0         TRJIRR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCHSEL1       TSCUCHC         TSCUCR0       TSCUCR1         TSCUCR1       TSCUDBR         TSCUFR       TSCURR         TSCUPRC       TSCURVR0         TSCURVR1       TSCURVR1	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590 586 132 576 591 592 593
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_OSR       TRJC         TRJIC_0       TRJIC         TRJIC_0       TRJIC         TRJRR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCUCHC       TSCUCR0         TSCUCR1       TSCUCR1         TSCUFR       TSCUFR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590 586 132 576 591 592 593
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_OSR       TRJ         TRJC0       TRJIC_0         TRJIC_0       TRJIC         TRJRR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCURSEL1       TSCUCHC         TSCUCR0       TSCUCR0         TSCUCR1       TSCUCR1         TSCUFR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR1       TSCURVR0         TSCURVR1       TSCURVR1	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590 586 132 576 591 592 593 594
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ         TRJ_OSR       TRJ         TRJCQ       TRJCQ         TRJIC_0       TRJIC_0         TRJIR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCHSEL1       TSCUCHC         TSCUCR0       TSCUCR1         TSCUCR1       TSCUDBR         TSCUFR       TSCURR         TSCUPRC       TSCURVR0         TSCURVR1       TSCURVR1	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 576 576 576 576 576 576 576 576 576
TREPRC       351,         TRESEC       328,         TREWK       328,         TRYR       TRJ         TRJ_OSR       TRJ         TRJC0       TRJIC_0         TRJIC_0       TRJIC         TRJRR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCURSEL1       TSCUCHC         TSCUCR0       TSCUCR0         TSCUCR1       TSCUCR1         TSCUFR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR       TSCURR         TSCURR1       TSCURVR0         TSCURVR1       TSCURVR1	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 576 576 576 576 576 576 576 576 576
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ         TRJ_OSR       TRJ         TRJC0       TRJCC         TRJIC0       TRJICO         TRJRR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCHSEL1       TSCURC         TSCUCR0       TSCUCR0         TSCUCR1       TSCUFR         TSCUFR       TSCUFR         TSCUPRC       TSCUPRC         TSCUPRC       TSCURVR1         TSCURVR1       TSCURVR3         TSCURVR3       TSCUSCC	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 550 586 132 576 591 592 593 594 595 593
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ         TRJ_OSR       TRJ         TRJC0       TRJCC         TRJIC0       TRJICO         TRJRR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCHSEL1       TSCURC         TSCUCR0       TSCUCR0         TSCUCR1       TSCUSC         TSCUPRC       TSCUPRC         TSCURVR0       TSCURVR1         TSCURVR3       TSCUSCS	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 586 132 576 586 132 576 591 592 593 594 595 588
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ         TRJ_OSR       TRJ         TRJC0       TRJCC         TRJIC0       TRJICO         TRJRR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCHSEL1       TSCURC         TSCUCR0       TSCUCR0         TSCUCR1       TSCUFR         TSCUFR       TSCUFR         TSCUPRC       TSCUPRC         TSCUPRC       TSCURVR1         TSCURVR1       TSCURVR3         TSCURVR3       TSCUSCC	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 586 132 576 586 132 576 591 592 593 594 595 588
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ         TRJ       TRJ         TRJOSR       TRJC         TRJIC_0       TRJIC_0         TRJIR       TRJIC         TRJR       TSCHSEL0         TSCHSEL0       TSCHSEL1         TSCHSEL1       TSCURC         TSCUCR0       TSCUCR0         TSCUCR1       TSCUGR         TSCUFR       TSCUFR         TSCUPRC       TSCUPRC         TSCUPRC       TSCUPRC         TSCURVR1       TSCURVR1         TSCURVR3       TSCUSCC         TSCUSCS       TSCUSTC	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 550 586 132 576 591 592 593 594 595 593 594 595 588 587
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ         TRJ_OSR       TRJ         TRJC0       TRJCR         TRJIC0       TRJICO         TRJRR       TRJRR         TSCHSEL0       TSCHSEL1         TSCHSEL1       TSCUCHC         TSCUCR0       TSCUCR0         TSCUCR1       TSCUSC         TSCUFR       TSCUFR         TSCUPRC       TSCURVR1         TSCURVR1       TSCURVR1         TSCURVR3       TSCUSCC         TSCUSCS       TSCUSCS         TSCUTC       TSCUTCR0A	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590 586 132 576 591 592 593 594 595 594 595 595 595 595 595 595 595
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ         TRJ_OSR       TRJ         TRJC0       TRJC         TRJIC0       TRJICO         TRJRR       TRJR         TSCHSEL0       TSCHSEL1         TSCHSEL1       TSCUCHC         TSCUCR0       TSCUCR0         TSCUCR1       TSCUCR1         TSCUFR       TSCUFR         TSCURVR0       TSCURVR1         TSCURVR1       TSCURVR1         TSCURVR3       TSCUSCC         TSCUSCS       TSCUSCS         TSCUTCR0A       TSCUTCR0B	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590 586 132 576 591 592 593 594 595 595 594 595 595 597 577 578
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ         TRJ_OSR       TRJ         TRJC0       TRJC         TRJIC0       TRJICO         TRJRR       TRJR         TSCHSEL0       TSCHSEL1         TSCHSEL1       TSCUCHC         TSCUCR0       TSCUCR0         TSCUCR1       TSCUCR1         TSCUFR       TSCUFR         TSCURVR0       TSCURVR1         TSCURVR1       TSCURVR1         TSCURVR3       TSCUSCC         TSCUSCS       TSCUSCS         TSCUTCR0A       TSCUTCR0B	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 575 590 586 132 576 591 592 593 594 595 595 594 595 595 597 577 578
TREPRC       351,         TRESEC       328,         TREWK       328,         TREYR       TRJ         TRJ_OSR       TRJ         TRJC0       TRJCR         TRJIC0       TRJICO         TRJRR       TRJRR         TSCHSEL0       TSCHSEL1         TSCHSEL1       TSCUCHC         TSCUCR0       TSCUCR0         TSCUCR1       TSCUSC         TSCUFR       TSCUFR         TSCUPRC       TSCURVR1         TSCURVR1       TSCURVR1         TSCURVR3       TSCUSCC         TSCUSCS       TSCUSCS         TSCUTC       TSCUTCR0A	352 329 332 228 201 229 132 230 233 232 599 600 601 584 573 576 586 6132 576 591 592 593 594 595 594 595 588 587 577 578 577

# TSCUTCR3 583 TSIE0 596 TSIE1 597 TSIE2 598

## [U]

U0BRG	378
U0C0	379
U0C1	380
U0IR	382
U0MR	377
U0RB	381
U0RIC_0	132
U0RIC_1	132
U_0SR	206
U0TB	
U0TIC_0	132
U0TIC_1	-
U_1SR	207
U2BCNIC	
U2BRG	403
U2C0	405
U2C1	406
U2MR	403
U2RB	407
U2RIC	132
U2RXDF	408
U2SMR	413
U2SMR2	412
U2SMR3	411
U2SMR4	410
U2SMR5	409
U2SR0	208
U2SR1	209
U2TB	404
U2TIC	132

## [V]

VCA2	60, 94
VCAC	
VCMP1IC	132
VCMP2IC	132
VD1LS	
VLT0	
VLT1	
VLT2	
VW0C	
VW1C	
VW2C	64

[ W ]	
NDTC	3
NDTR	
NDTS	3



Dav	Data	Description		
Rev.	Date	Page	Summary	
0.01	Apr 28, 2011	—	First Edition issued	
0.10	Aug 05, 2011	All pages	Terms revised: "Sensor control unit" $\rightarrow$ "Touch sensor control unit", "SRAM" $\rightarrow$ "RAM", "Flash memory ready" $\rightarrow$ "Flash memory"	
		6	Figure 1.3 "P3_10/CH10" → "P3_1/CH10"	
		11	Table 1.8 revised	
		16, 59, 62	Tables 3.1 and 7.2, 7.2.5 VW0C value after reset "11001010b, 11001011b" $\rightarrow$ "1100XX10b, 1100XX11b"	
		20	Table 3.5 "Timer RB2_0 interrupt request and status register" $\rightarrow$ "Timer RB2_0 interrupt request register"	
		24, 199	Tables 3.9 and 14.5 TRJ_0SR value after reset "00h" $\rightarrow$ "08h"	
		32	Table 3.17 revised, Note 2 added	
		68	Table 7.3, Notes 1 and 2 revised	
		70	Table 7.4, Notes 1, 2 and 3 revised	
		72 to 81	8. Watchdog Timer Term revised: "Low-speed on-chip oscillator clock" $\rightarrow$ "Watchdog timer low-speed on-chip oscillator clock (Low-speed on-chip oscillator clock for the watchdog timer)"	
		73	Figure 8.1 revised	
		75	8.2.1 Note 1 revised	
		82	Table 9.1 Note 3 revised	
		86, 105	9.2.1 and 10.2.1 revised	
		90, 108	9.2.4 and 10.2.3 CM30 Bit (Wait control bit) description revised	
		90, 108	9.2.5 and 10.2.4 revised	
		92	9.2.8 Descriptions revised	
		95	Figure 9.3 revised	
		101	Table 9.7 revised	
		104	Figure 10.1 revised	
		113	10.3 Descriptions revised, Table 10.2 revised	
		114	10.3.1 to 10.3.4 Descriptions revised	
		115	10.4 and 10.4.2 Descriptions revised	
		116 to 118	10.4.4 Descriptions revised, Table 10.3 revised	
		120	10.5.3 Descriptions revised	
		122	10.6.8 and 10.6.9 Descriptions revised	
		131	11.2.1 revised	
		138 to 140	Tables 11.3 to 11.5 revised	
		141	11.4.2 Descriptions revised	
		147	Figure 11.8 revised	
		149	Figure 11.9 revised	
		152	11.8 Descriptions revised, Table 11.13 revised	
		159	12.3 Descriptions revised	
		160	Table 12.4 added	
		163	13.2 Descriptions revised	
		167	Table 13.6 revised	

_	2	Description		
Rev.	Date	Page	Summary	
0.10	Aug 05, 2011	168	13.2.3 revised	
		172	Table 13.8 revised	
		175	Figure 13.7 Figure title revised	
		178, 179	13.3.6 to 13.3.8 Descriptions revised	
		181	13.3.10.2 Descriptions revised	
		182, 697	13.4.1, 13.4.4, 29.5.1, and 29.5.4 Descriptions revised	
		182, 697	13.4.5 and 29.5.5 added	
		194	Figure 14.10 revised	
		198	Table 14.4 "P3_3/SSI_0/INT3/TRCCLK_0/SCS_0/CTS2/RTS2/IVCMP3" → "P3_3/INT3/TRCCLK_0/SCS_0/CTS2/RTS2/IVCMP3"	
		200	14.5.1 revised	
		210	14.5.11 revised	
		211 to 213	14.5.12 to 14.5.15 revised	
		216, 217	14.5.19 and 14.5.20 revised	
		219, 220	14.5.22 and 14.5.23 revised	
		227	15.3.1 revised	
		229	15.3.3 revised, Table 15.4 revised	
		232	15.3.5 revised	
		233	Figure 15.2 revised	
		235	15.4.3 Descriptions revised, Figure 15.4 revised	
		236	Figure 15.5 revised	
		238	Figure 15.7 revised	
		239	15.4.7 Descriptions revised, 15.4.8 Title revised	
		240, 241, 698, 699	15.5 and 29.6 Notes on Timer RJ (2), (6), (9), (10), (12), and (14) Descriptions changed, (15) added	
		243	Figure 16.1 revised	
		244	16.2 Descriptions revised	
		245	Table 16.3 Register name revised: "Timer RB2_0 interrupt request and status register" $\rightarrow$ "Timer RB2_0 interrupt request register", Note 1 revised, Note 2 added	
		246	16.3.1 Note 2 revised, TSTART Bit (Timer RB2 count start bit) description added	
		247	16.3.2 revised	
		250	16.3.5 Descriptions revised	
		253	16.3.8 Title revised: "Timer RB2_0 interrupt request and status register" $\rightarrow$ "Timer RB2_0 interrupt request register"	
		254	16.4.1 Note 1 revised, Figure 16.2 revised	
		255	Figure 16.3 added	
		256	16.4.2 Descriptions revised	
		257	Figure 16.4 revised	
		258	Figure 16.5 revised	
		259	16.4.3 Descriptions revised	
		260	Figure 16.6 revised	
		261	Figure 16.7 revised	

	_	Description		
Rev.	Date	Page	Summary	
0.10	Aug 05, 2011	262	16.4.4 Descriptions revised	
		263	Figure 16.8 revised	
		264	Figure 16.9 revised	
		272	Table 16.8 "Undefined value" $\rightarrow$ "High impedance"	
		274, 700	16.8 and 29.7 (2) and (3) revised	
		276	Table 17.1 revised	
		278	Table 17.3 revised	
		279	17.2.1 Descriptions revised	
		281	17.2.3 Note 3 added	
		282	17.2.4 Bit descriptions revised	
		284	Table 17.5 revised	
		285, 286	17.2.7 and 17.2.8 Note 2 added	
		288	17.2.10 Descriptions revised	
		291	17.2.13 Descriptions revised	
		292 17.2.14 revised		
		298 17.3.2 Descriptions revised		
		313, 314 17.4.4 Descriptions revised, Figure 17.23 revised, Figure 17.24 revised		
		322, 703	17.6.8, 17.6.9, 29.8.8, and 29.8.9 Descriptions revised, 17.6.10 and 29.8.10 added	
		340	18.2.13 revised	
		351	18.2.23 "TRESEC" $\rightarrow$ "TREMIN"	
		378	19.2.4 DFE Bit (RXD digital filter enable bit) description added	
		379	19.2.5 Notes 1 and 2 revised	
		380	19.2.6 Note 1 revised	
		381	19.2.7 revised	
		382	Table 19.4 Note 2 revised	
		384	Figure 19.3 revised	
		387	Table 19.6 Notes 1 and 2 revised	
		389, 390	Figures 19.6 and 19.7 revised	
		393	Table 19.9 revised	
		402	20.2.2 Descriptions revised	
		405	20.2.5 Note 3 revised	
		406	20.2.6 Note 3, Descriptions revised	
		407	20.2.7 DF2EN Bit (RXD2 digital filter enable bit) description added	
		408	20.2.8 revised	
		452, 454	21.1.2 and 21.1.3 Descriptions revised	
		508	Figure 21.29 revised	
		521	22. Descriptions revised	
		604	Figure 25.4 revised	
		620, 713	25.5.1 and 29.15.1 Descriptions revised	
		637	Table 26.4 "32 MHz" $\rightarrow$ "20 MHz"	
		668	Table 28.2 revised	

Rev.	Date	Description		
ILEV.	Date	Page	Summary	
0.10	Aug 05, 2011	669	Figure 28.1 revised	
		670	Tables 28.3 and 28.4 revised	
		671, 672	Tables 28.5 and 28.6, Note 7 revised	
		673 to 682	Tables 28.7 to 28.19 revised	
		688 to 690	Tables 28.22 to 28.26 revised	
1.00	Oct 31, 2011	All pages	"Preliminary" and "Under development" deleted	
		55	Figure 6.8 Interrupt table register (INTB) value "0000h" $\rightarrow$ "00000h"	
		73	Figure 8.1 revised	
		76	8.2.3 b0 to b5 revised, Table 8.3 added	
		88, 107	9.2.2 and 10.2.2 CM13 bit functional description revised	
		155, 696	Figures 11.12 and 29.1 "Note 3" added	
		181	Table 13.13 revised, 13.3.9 Descriptions revised	
		229	15.3.2 Note 3 revised	
		230	15.3.3 Notes 2 and 3 added, Tables 15.4 and 15.5 revised	
		231	Table 15.6 revised	
		232	15.3.4 Notes 1, 2, and 4 revised, Descriptions added	
		237	15.4.4 Descriptions revised, Figure 15.6 added	
		240	Tables 15.7 and 15.8 Note 1 added	
		241, 699	15.5 and 29.6 "(1)" Note 1 added, "(6)" Descriptions revised	
		244	Figure 16.1 revised, Note 3 added	
		246	Table 16.3 Note 1 revised, Note 2 deleted	
		247	16.3.1 b0 and b1 functional description, "TSTART Bit" Descriptions revised	
		254	Table 16.5 revised	
		257	16.4.2 Descriptions and Note 1 revised	
		260, 263	16.4.3 and 16.4.4 Descriptions added	
		267	Tables 16.6 and 16.7 revised	
		268	16.5.2 Descriptions revised	
		270, 272	Figures 16.12 and 16.14 revised	
		273	16.5.3 and 16.5.4 Descriptions and Table 16.8 revised	
		274	16.6 Descriptions revised	
		279	Figure 17.1 revised	
		284	17.2.5 b0 to b3 and b7 functional description revised	
		286, 287	17.2.7 and 17.2.8 Descriptions revised	
		290	17.2.11 b0 to b3 functional description revised	
		292	17.2.13 b0 and b1 revised, b2 and b3 functional description revised	
		295, 296, 297	17.3.1 Descriptions revised	
		299, 303, 305	17.3.2 and 17.3.3 Descriptions revised	
		311	Figure 17.20 revised	
		314	17.4.4 Descriptions revised	
		323, 704	17.6.5, 17.6.8, 29.8.5, and 29.8.8 Descriptions revised	

Davi	Dete	Data	Description		
Rev. Date	Page	Summary			
1.00	Oct 31, 2011	374	Table 19.1 revised		
		377	19.2.1 Note 1 added		
		385	Figure 19.3 revised		
		389	Table 19.7 revised		
		390, 391	Figures 19.6 and 19.7 revised		
		393	19.3.2.3 Descriptions and Figure 19.8 revised		
		426	20.3.2.7 Descriptions revised		
		464	21.2.6.1 b6 and b7 functional description revised		
		537	Table 23.1 Note 1 "a minimum of 43 $\phi AD$ cycles" $\rightarrow$ "a minimum of 44 $\phi AD$ cycles", and Note 2 revised		
		547	Figure 23.3 "15 $\phi$ AD cycles" $\rightarrow$ "16 $\phi$ AD cycles" Figure 23.4 "43 $\phi$ AD cycles" $\rightarrow$ "44 $\phi$ AD cycles", "15 $\phi$ AD cycles" $\rightarrow$ "16 $\phi$ AD cycles"		
		548	Table 23.5 "40 $\phi$ AD cycles" $\rightarrow$ "40 $\phi$ AD cycles + 1 to 3 fAD cycles", "42 $\phi$ AD cycles" $\rightarrow$ "42 $\phi$ AD cycles + 1 to 3 fAD cycles"		
		561	23.9 Descriptions and Figure 23.11 revised		
		562, 713	23.10.1 and 29.14.1 Descriptions revised		
		624	Table 26.1 Program and erase endurance "0 to $10" \rightarrow$ "0 to 6"		
		629	26.3.2 b0 revised, Note 5 added		
		638	Table 26.4 revised		
		644	26.5.7 Descriptions revised		
		662, 720	26.8.1.9 and 29.16.1.9 Descriptions revised		
		668	Table 28.1 Pd standard value revised		
		672	Table 28.5 standard value (Min.) revised		
		678	Table 28.14 Rfxcin added		
		679, 681, 683	Tables 28.15, 28.17, and 28.19 revised, Note 4 added		
		689	Table 28.22 revised		

Publication Date:	Rev.0.01 Rev.1.00	Apr 28, 2010 Oct 31, 2011
Published by:	Renesas Electronics Corporation	



#### SALES OFFICES

**Renesas Electronics Corporation** 

http://www.renesas.com

Refer to "http://www.renessas.com/" for the latest and detailed information. Renesas Electronics America Inc. 2880 Scott Bouleward Samta Clara, CA 95050-2554, U.S.A. Tel: +1408-588-6000, Fax: +1408-588-6130 Renesas Electronics Canada Limited 101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1905-898-5441, Fax: +11-905-898-3220 Renesas Electronics Curope Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +441-825-855-100, Fax: +44-1028-858-900 Renesas Electronics Europe Limited Tel: +44-125-855-100, Fax: +44-128-858-900 Renesas Electronics (China) Co., Ltd. The Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +49-21-155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 204, 205, AZIA Center, No.1233 Lujazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +852-1869-9318, Fax: +86-21-8877-7898 Renesas Electronics (Shanghai) Co., Ltd. Unit 204, 205, AZIA Center, No.1233 Lujazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +852-1869-9318, Fax: +852-2886-72980 Renesas Electronics Taiwan Co., Ltd. Unit 204, 205, AZIA Center, No.1233 Lujazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +852-2869-9318, Fax: +852-2886-72980 Renesas Electronics Taiwan Co., Ltd. Unit 204, 205, AZIA Center, No.1233 Lujazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +852-2869-9318, Fax: +852-2886-72980 Renesas Electronics Taiwan Co., Ltd. Unit 104: 1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2486-9318, Fax: +852-2886-72980 Renesas Electronics Singapore Pte. Ltd. 17, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +856-2413-2200, Fax: +866-2475-8001 Renesas Electronics Singapore Pte. Ltd. 11, Fa, Sarik, Lawied or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +822-2563-377, Fax: +822-2563-5141

> © 2011 Renesas Electronics Corporation. All rights reserved. Colophon 1.1

R8C/36T-A Group

