nexperia

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/, use **http://www.nexperia.com**

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved
Should be replaced with:
- **© Nexperia B.V. (year). All rights reserved**.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

DATA SHEET

For a complete data sheet, please also download:

• The IC04 LOCMOS HE4000B Logic
  Family Specifications HEF, HEC

• The IC04 LOCMOS HE4000B Logic
  Package Outlines/Information HEF, HEC

HEF40244B
buffers
Octal buffers with 3-state outputs

Product specification

File under Integrated Circuits, IC04

January 1995

Philips
**Semiconductors**

PHILIPS

Octal buffers with 3-state outputs

DESCRIPTION

The HEF40244B is an octal non-inverting buffer with 3-state outputs. It features output stages with high current output capability suitable for driving highly capacitive loads.

The 3-state outputs are controlled by the output enable inputs $\overline{EO}_A$ and $\overline{EO}_B$. A HIGH on $\overline{EO}$ causes the outputs to assume a high impedance OFF-state. The device also features hysteresis on all inputs to improve noise immunity.
Schmitt-trigger action in the inputs makes the circuit highly tolerant to slower input rise and fall times.

The HEF40244B is pin and functionally compatible with the TTL '244' device.

Fig.2 Pinning diagram.

HEF40244BP(N): 20-lead DIL; plastic (SOT146-1)
HEF40244BD(F): 20-lead DIL; ceramic (cerdip) (SOT152)
HEF40244BT(D): 20-lead SO; plastic (SOT163-1)
( ): Package Designator North America

PINNING

I_{A1} to I_{A4}	inputs
I_{B1} to I_{B4}	inputs
O_{A1} to O_{A4}	bus outputs
O_{B1} to O_{B4}	bus outputs
$\overline{EO}_A$, $\overline{EO}_B$	output enable inputs (active LOW)

FAMILY DATA, I_{DD} LIMITS category buffers

See Family Specifications

Fig.1 Functional diagram.

Octal buffers with 3-state outputs

Fig.3 Logic diagram (one buffer).

7Z85535

TRUTH TABLE

INPUTS		OUTPUT
I_n	$\overline{EO}$	O_n
H	L	H
L	L	L
X	H	Z

Notes

1. H = HIGH state (the more positive voltage)
   L = LOW state (the less positive voltage)
   X = state is immaterial
   Z = high impedance off state

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134).
See Family Specifications, except for:

|				
D.C. current into any input	$\pm I_I$	max.	10	mA
D.C. source or sink current into any output	$\pm I_O$	max.	25	mA
D.C. current into the supply terminals	$\pm I$	max.	100	mA

DC CHARACTERISTICS

$V_{SS} = 0$ V

	V_{DD} V	V_{OH} V	V_{OL} V	SYMBOL	T_{amb} (°C)						
					−40		+25		+85		
					MIN.	TYP.	MIN.	TYP.	MIN.	TYP.	
Output current HIGH	5	4,6		−I_{OH}	0,75		0,6	1,2	0,45		mA
	10	9,5			1,85		1,5	3,0	1,1		mA
	15	13,5			14,5		15	50	15,5		mA
Output current HIGH	5	3,6		−I_{OH}	9,3		10	24	10,7		mA
	10	8,4			14,4		15	46	15,0		mA
	15	13,2			19,5		20	62	19,8		mA
Output current LOW	5		0,4	I_{OL}	2,9		2,3	5,4	1,75		mA
	10		0,5		9,5		7,6	17	5,50		mA
	15		1,5		30,0		25	45	19,0		mA
Hysteresis voltage (any input)	5			V_H				220			mV
	10							250			mV
	15							320			mV

Octal buffers with 3-state outputs

(1) P-channel MOS transistor conducting.
(2) P-channel MOS transistor and bipolar
    n-p-n transistor conducting.

Fig.4 Typical output source current characteristic.

Fig.5 Schematic diagram of output stage.

AC CHARACTERISTICS

$V_{SS} = 0$ V; $T_{amb} = 25$ °C; input transition times ≤ 20 ns

ALL BUFFERS SWITCHING	V_{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power	5	$4\,250\, f_i + \Sigma\, (f_o C_L) \times V_{DD}{}^2$	where
dissipation per	10	$17\,000\, f_i + \Sigma\, (f_o C_L) \times V_{DD}{}^2$	f_i = input freq. (MHz)
package (P)	15	$46\,000\, f_i + \Sigma\, (f_o C_L) \times V_{DD}{}^2$	f_o = output freq. (MHz)
			C_L = load capacitance (pF)
			$\Sigma\, (f_o C_L)$ = sum of outputs
			V_{DD} = supply voltage (V)

Octal buffers with 3-state outputs

AC CHARACTERISTICS

$V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times ≤ 20 ns

	V_{DD} V	SYMBOL	MIN.	TYP.	MAX.		TYPICAL EXTRAPOLATION FORMULA
Propagation delays							
$I_{An/Bn} \rightarrow O_{An/Bn}$	5			95	190	ns	83 ns + (0,24 ns/pF) C_L
HIGH to LOW	10	t_{PHL}		40	80	ns	35 ns + (0,10 ns/pF) C_L
	15			30	60	ns	26 ns + (0,07 ns/pF) C_L
$I_{An/Bn} \rightarrow O_{An/Bn}$	5			85	170	ns	82 ns + (0,06 ns/pF) C_L
LOW to HIGH	10	t_{PLH}		40	80	ns	38 ns + (0,03 ns/pF) C_L
	15			30	60	ns	29 ns + (0,02 ns/pF) C_L
Output transition	5			40	80	ns	
times	10	t_{THL}		20	40	ns	
HIGH to LOW	15			15	30	ns	see Fig.6
	5			30	60	ns	
LOW to HIGH	10	t_{TLH}		20	40	ns	
	15			15	30	ns	
3-state propagation delays							
Output disable times							
$\overline{EO} \rightarrow O_{An/Bn}$	5			70	140	ns	
HIGH	10	t_{PHZ}		35	70	ns	
	15			30	60	ns	
	5			75	150	ns	
LOW	10	t_{PLZ}		40	80	ns	
	15			30	60	ns	
Output enable times							
$\overline{EO} \rightarrow O_{An/Bn}$	5			80	160	ns	
HIGH	10	t_{PZH}		35	70	ns	
	15			30	60	ns	
	5			90	180	ns	
LOW	10	t_{PZL}		40	80	ns	
	15			30	60	ns	

Fig.6 Output transition times as a function of the load capacitance.